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The physical limitation in silicon bandgap hinders the development of rugged 
electronics. In the case of harsh environment operation such as down-hole 
operation where ambient temperature can rise beyond 300 °C, the electronic 
peripherals are disrupted due to substantial surge in the off-state current. 
Meanwhile, technology such as silicon-on-insulator (SOI) device, silicon 
carbide (SiC) and III-V semiconductors are explored by others. But these 
platforms are usually temperature range limited and difficult to be fabricated. 
Therefore an all mechanical complementary-metal-oxide-semiconductor 
(CMOS) compatible architecture is attractive to be implemented in high 
temperature logic computation and rugged electronics. 
This thesis aims to explore and develop high temperature logic computation 
and rugged electronic leveraging on nano/microelectromechanical 
(N/MEMS) switches. First, a non-volatile memory (NVM) is demonstrated 
using an ultra-high aspect ratio two-terminal silicon nanofin (SiNF) switch. 
The SiNF switch is fabricated on a silicon-on-insulator (SOI) wafer with 
aspect ratio of 1:35 and minute size of 80 nm width (w) × 3.5 μm height (h) × 
2 μm length (l). This nano-scale dimension is favourable for high density 
application. The two-terminal switch is designed to demonstrate non-volatile 
memory’s hysteresis behaviour based on the novel idea of van der Waals 
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(VDW) force latching mechanism. This bi-stable mechanism leveraging on 
surface adhesion demonstrated is the first of its kind in nano-scale switches.  
Set and reset operation can be configured by electrostatically actuating the 
SiNF between one of two terminals, with pull-in voltage ranging from 10 to 20 
V. The off-state leakage current in hundreds of pA range while the on/off is in 
the order of 10
2
. Low voltage drift of -24mV/K is demonstrated from 50 °C to 
150 °C with switching speed of approximately ~70ns.  
Next, a logic switch that demonstrates logic computation function is designed 
and encapsulated in vacuum to enhance the lifetime in high temperature. This 
three-terminal micro switch relies on a curved beam (source) that actuates 
toward the contact terminal (drain) by charging the control terminal (gate). 
The curved beam design also increases the spring stiffness thus providing 
better reliability. Meanwhile, three independent terminals are designed to 
provide uninterrupted gate control and drain-source signals. The micro switch 
demonstrated high sub-threshold slope of 120 μV/decade and pull-in voltage 
ranges from 15 to 25 V. In extreme temperature environment, operation range 
of the micro switch from -60 °C to 400 °C is verified and demonstrated, which 
yields a resistance drift of approximately -200 Ω/K. Meanwhile, lifetime of 
more than 10
7
 cycles at room temperature and 10
6 
cycles in high temperature 
of 400 °C are successfully verified. Subsequently, investigation using a shaker 
xii 
 
test from 1 g to 10 g is performed to show that the switch’s operation is 
unaffected by high acceleration. Such study is important for application in 
high acceleration environment such as satellite deployment or rocket launch. 
Failure analysis of both devices are performed and further studied. The study 
of such Si-to-Si contact-based micro switches provides a crucial guideline and 
paves the path to the future of mechanical computing and failure mechanisms 
in harsh environment applications.  
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CHAPTER 1: INTRODUCTION 
1.1 General introduction 
The mentioning of harsh environment is particularly associated with high 
temperature and acceleration. For example, the call for capability to 
withstand temperature > 300 °C is normal for operation such as down-hole 
exploration in oil & gas industry, automotive and aerospace application. 
Acceleration is likely to have an impact on the packaging of the electronics 
placed near to the harsh environment. Despite low consumer demands, the 
drive to develop rugged electronics or high temperature electronics (HTE) is 
real. In a harsh environment sensor system, the embodiment of each 
component depends of the overall infrastructure. A typical control instrument 
and sensory network comprised of the sensors (input), microcontroller 
(process), and interfacing electronics (output). For example, in construction’s 
tunnel boring shown in Figure 1.1, the pressure sensors and temperature 
sensors together with the read-out electronics are often integrated on the 
cutterhead of the tunnel-boring machine [1, 2]. The read-out electronics are 
critical in feeding back the power, speed and safety manoeuvres to the control 
cabin during the underground tunnel construction. Meanwhile, during a rocket 
launch or a satellite deployment, the acceleration experienced by the 
electronics could go up to 5 g [3-5]. To safeguard the electronics under high 
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acceleration, special packaging or mechanical fixture is designed to protect 
the electrical circuitry and sensors. Similarly, it is also important to study the 
acceleration impact in N/MEMs devices.  
 
Figure 1.1: Example of rugged electronics application: Tunnel boring 
machine’s (TBM) sensor network showing the position of different 
electrical modules [1, 2]. 
This leads to the demand of an electronics system that is reliable and able to 
withstand high temperature and resistant to acceleration. Since the market is 













possibility for a convenient implementation using existing 
complementary-oxide-semiconductor (CMOS) platform technology. In fact,  
Si bandgap devices in harsh environment had been extensively researched and 
reported [6, 7]. Nevertheless, bandgap devices exhibit intrinsic physical 
limitation. As the temperature elevated beyond 300°C, intrinsic carrier density 
surpasses the dopants, resulting in higher sub-threshold leakage, causing 
off-state current to increase [6, 8, 9]. Altogether, these circuit’s technologies 
are not effectively reducing the leakage power in high temperature, making 
these devices not suitable for harsh electronics application beyond 300 °C. 
There have been research such as using thin film diamond or diamond based 
transistor [10-12], III-V GaN based transistor [13-15] and SiC based power 
transistor [12, 16, 17] to produce more reliable high temperature electronics. 
Although some commercialized products are qualified to operate up to 250 
°C, operation beyond this temperature is still questionable, as the material 
deteriorates in high temperature environment. Meanwhile, some of the 
devices are not fabricated by standard CMOS foundry, which is why it is less 





On the other hand, N/MEMS electrostatic switches have been demonstrated 
and have potential to offer several unique features, such as near-infinite 
sub-threshold slope, near zero leakage and the potential for operation in harsh 
environment [18-34]. These features are due to the nature of micromechanical 
switching, where the static power dissipation is ideally zero.  The capacitive 
switches’ characteristic is exceptionally power efficient in power gating or 
ruggedized electronics applications [26, 35-48]. The most important of all, 
N/MEMS switches have been either hypothesized or reported of being able 
to withstand harsh environments [27, 28, 31, 32, 34, 35, 39, 40, 49-59], and 
such properties may prove invaluable for logic computing or memory in the 
area of rugged electronics, where machines and devices operate in harsh 
environments. On the application side, MEMS switches have demonstrated 
the capability of CMOS logic operation and non-volatile memory. It is also 
proposed by many as a possible alternative to the limitations of scaling 
CMOS transistors, as it shows much lower power consumption [60-69]. To 
date, N/MEMS switches have shown promising capability in CMOS-MEMS 
hybrid memory circuits and also for standalone ruggedized logic operation in 
harsh environments [70-77]. For the application in harsh environment, more 
research and study in the reliability, encapsulation and structural designs are 
necessary in order to improve the overall performance of N/MEMS switches. 
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1.2 Background to the research 
In practice, there is no technology base for temperature above 300 °C. The 
driving force is low since there are only few keen investors because most of 
the applications are limited to military, automotive, heavy industry and 
aerospace, as shown in Figure 1.2. Majority of the current HTE electronics 
are developed using either silicon or silicon-on-insulator technology. The 
usable range in Table 1.1 shows that these commercial products is yet to 
meet the industry’s needs, as some of the requirements exceed the current 
applicable technology. In principle, the rule of thumb for the upper 
temperature limit of semiconductor is approximately 500 times of the 
bandgap energy as shown in equation (1.1) [78]. For example, maximum 
temperature of Si is approximately 500 × 1.12eV ≈ 560K. As Si technology 
is limited by small bandgap, other possible areas such as N/MEMS switches, 
wide bandgap semiconductors and silicon carbide technology are being 
explored for possibility in rugged electronics application. 




Figure 1.2: High temperature electronics requirement in different 
industry sector [6]. 
In this chapter, the current available semiconductor technology and its 
challenges will be discussed. Meanwhile, literature survey on the current 
research status of N/MEMS switch in rugged electronics application are 




Table 1.1 Technologies available for HTE market [6, 79] 
 
1.2.1 Semiconductor transistor limits in harsh environment 
The operating temperature limits of a conventional transistor depends on a 
number of factors including type of devices (bipolar transistor, field-effect 
transistor, device’s design (geometry, technology node and dimensions), 
interconnects packaging (material and dimensions) and type of circuits 
(logic, memory or power electronics). In principal, electrical and thermal 
conductivity is a function of the density of states (conduction for electrons, 
valence for holes), the Fermi energy level and the temperature. As such, for 
different doping level, the intrinsic carrier density versus temperature is 
shown in Figure 1.3. At the cold extreme, depending on the doping 
concentration in the semiconductor, minimum thermal energy is required to 




ionize the dopants in order to produce carrier in the semiconductor substrate. 
If the temperature is too low, inadequate ionizations can lead to insufficient 
carriers, resulting in a phenomenon called freeze-out. For Si, the minimum 
energy to overcome freeze-out is ~0.05 eV, this is also referred as the 
ionization energy. In the extrinsic region, most semiconductors operate 
normally when impurity dopants are the source of carriers. However, at high 
temperature, the intrinsic carrier’s density exceeds the dopant’s 
concentration due to thermal excitation and causes the device to cease to 
operate normally [79-81].   
 
Figure 1.3: Semiconductor carrier’s density change with respect to 
temperature. At high temperature, intrinsic carriers dominate and 
device’s behaviour becomes unstable [79-81]. 
In today’s market, majority semiconductor transistors integrated circuits are 





physics, the major current leakages are fundamentally tied to the intrinsic 
carrier concentration (ni). Since intrinsic carriers are understood to be 
exponentially proportional to temperature, hence the turn-off characteristics 
of the device are principally governed by the temperature dependent leakage 
current [82-84]. At higher temperature, the inversion channel is disrupted by 
the surge in leakage current contributed by the thermally excited intrinsic 
carriers. This phenomenon exists in Si bandgap transistors, which is a 
disadvantage in rugged electronics. The effect reinforced by the conventional 
temperature limits in most standard electronics datasheet that usually 
specifies -40 °C to 125°C. Overall, conventional silicon semiconductor had 
shown insufficient capability to operate in high temperature.  
1.2.2 Existing high temperature electronics devices 
As silicon bandgap is insufficient for high temperature electronics, researchers 
turn their attention to SOI and wide bandgap semiconductors such as III-V 
compound and silicon carbide (SiC). The first effectively suppress the leakage 
current, and physically drives silicon transistor to maximum temperature up to 
250 ºC. There were some successes reported in the latter mostly at research 
level, where results are reported with fundamental theoretical simulations and 
basic practical synthesis. Furthermore, III-V compound and SiC fabrication 
remain challenging and material exotic until now. This means enormous 
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breakthrough in the development of integration and high quality substrates is 
still pending for the technology to advance to the next level.  
1.2.2.1 Silicon on insulator  
The sub-threshold and substrate leakage (ICL, ISL) in Si transistor can be greatly 
suppressed using silicon-on-insulator technology, as the thin Si on SiO2 
dielectric stacking allows the N-MOSFET to be isolated better from the 
substrate. Hence the device can endure higher temperature before leakage 
current becomes large enough to cause device failure. The leakage current 
reported can be three orders lower than the transistor built on bulk silicon 
substrate [9, 85]. High temperature electronics based on this technology has 
been well developed and successfully commercialized by Honeywell Corp. 
[86, 87]. However, the usable range of the device is only from -55 ºC to 250 
°C. The overall SOI technology is sufficiently mature for high temperature 
electronics < 250 ºC. For higher temperature, alternative technology has to be 
developed. 
1.2.2.2 III-V material compound transistor and SiC technology 
Despite limited processing technology of compound epitaxy, III-V compound 
and silicon carbide have taken a step forward in semiconductor electronics 
other than its success in opto-electronics [13, 15, 88-93]. Due to wider 
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bandgap, SiC (2.4 – 3.26 eV) and GaN (3.14 eV) have lower intrinsic carrier’s 
density than Si as shown in Figure 1.4, which makes them favourable for high 
temperature electronics [26, 80, 94-96]. The development in high electron 
mobility transistor (HEMT) using GaN (3.14 eV) has shown high temperature 
operation > 300 °C. At research level, a reliable HEMT based digital inverter 
functioning at 375 ºC has been demonstrated by Yong et al [97-99].  
 
Figure 1.4: Comparison of silicon, 6H-SiC, and 2H-GaN intrinsic carrier 
concentration (ni) versus temperature [79]. 
Meanwhile, small scale manufacturing of SiC MOSFET power transistors has 
been demonstrated by Cree Inc [17, 100, 101]. However, the current 
confirmed maximum operating temperature is only 200 °C and has not met the 
criteria of the rugged electronics application.  
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Challenges in developing III-V compound and SiC rugged electronics lies in 
the device integration. In both materials’ integration, crystal dislocation and 
lattice matching is a major task, involving exotic processes and equipment. 
These processes usually include metal-organic chemical vapour deposition 
(MOCVD), vapour phase epitaxy (VPE) or molecular beam epitaxy (MBE). 
At the wafer level integration, substrates such as sapphire substrate or single 
crystal SiC substrate are needed [102-111]. The single polytype SiC substrate 
are made using a process called ”Lely” where crystals are grown at 
temperatures above 2000 ºC from a polycrystalline powder source [112-115]. 
The challenges above have limited wafer level integration to 2 – 4 inch wafer 
and have significantly affected economic of scales. Furthermore, III-V 
material such as indium and gallium belongs to rare earth material and can be 
of higher cost compared to abundant silicon. Meanwhile, as the material 
doesn’t form native oxide itself, dielectric incorporation and adherence is still 
a difficult task. In general, more radical improvement in crystal growth, 
material quality and integration methods is necessary to realize the wide 
bandgap high temperature electronics, thus an alternative solution such as 




1.3 State of the art N/MEMS switch 
Problematic operation of semiconductor devices in high temperature is also 
manifested by device’s self-heating. As the internal junction temperature heats 
up during operation. On the contrary, a junctionless device such as N/MEMS 
switch is favourable. Nano/microelectromechanical (N/MEMS) switch is a 
nano/micro-size device able to alter between two or more states and usually 
made of multiple movable and fixed electrodes. N/MEMS switches are able to 
offer several unique features, such as near-infinite sub-threshold slope, near 
zero leakage and the potential for operation in harsh environment [26, 
116-122]. A good comparison of the switching characteristics between NMOS 
and N/MEMS switch is shown in Figure 1.5. 
 
Figure 1.5: (a) Switching characteristics of a NMOS with sub-threshold 
swing. (b) Steep sub-threshold rise and fall of a micro switch 
Unlike its bulk version, N/MEMS switch is not human hand operated and can 
be categorized into two major types: passive and active switch. Passive switch 
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is triggered though environmental energy transduction (e.g. magnetic reed 
switch [123, 124], latching shock switch [125, 126]) while active switch’s 
state is configurable by deliberately applying known triggering signal (e.g. 
Radio frequency (RF) MEMS switch [127-129], logic switch [122, 130-133]). 
Despite proven functionality and application, reliability and structural 
integrity continues to haunt N/MEMS switch in high temperature 
environment, as surface degrades rapidly through continuous cycling and the 
structural reliability is still questionable. This technology’s developments 
need to be optimized, designed and breakthrough before real product can be 
finally commercialized. Table 1.2 summarizes the features offered by 
different technology for high temperature and rugged electronics [27, 92, 
134]. In this context, it is noted that, N/MEMS switch cannot replace all the 
functionality of conventional electron devices. For example, N/MEMS 






Table 1.2 Summary of technology in high temperature electronics 
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14  14  32  65  Nano-size  
CMOS  Yes  Yes  No  No  Yes  
      
1.3.1 Electrostatic N/MEMS switch 
There are four major actuation mechanisms in N/MEMS switches being vastly 
researched. i.e.: Electrothermal, piezoelectric, electrostatic and 
electromagnetic. Table 1.3 shows a summary of advantages and disadvantages 
between different N/MEMS actuation mechanisms [135-153]. In this thesis, 
electrostatic actuation is chosen because of its outstanding features compared 
to other mechanism in N/MEMS switches for harsh environment application. 
First, it is shown that electrostatic actuation is unsusceptible to temperature 
change in contrast to piezoelectric or electromagnetic devices’ Curie 
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temperature limit [154-157]. Meanwhile, the capacitive based principal 
allows ideally zero power consumption and fast actuation compared to 
electrothermal devices. Furthermore, the fabrication process of an 
electrostatic device is relatively straightforward despite challenges when low 
voltage operation is desired. Overall, electrostatics N/MEMS switch is the 
most suitable candidate to be implemented in high temperature electronics. 
The main design parameter to switch operation is the pull-in voltage VPI, 
which is related to the dimension of the switch. Figure 1.6(a) shows the 
standard operation of three-terminal electrostatic switches. This switch 
consists of a cantilever beam (source terminal), a control (gate terminal) and a 
signal (drain terminal). The cantilever is a free moving structure anchored on 
the substrate. The drain and gate terminal are both fixed and not movable. An 
air-gap separates the source and drain terminals in the off-state, so that no 
current can flow between these electrodes, i.e. IOFF = 0. During on state, a 
potential bias is applied between gate and source and this actuates the 
cantilever due to the electrostatic attraction. When this potential reaches the 
pull-in voltage, the beam become unstable and pulled-in towards the gate and 
simultaneously makes contact with the drain. In a normal configuration, a 
dielectric layer exists between gate and source that prevents signal loss 
between the two. Under such circumstances, the gap between the drain and 
source (gd) is naturally smaller than the gap between gate and source (g).   
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Table 1.3 Comparison of N/MEMS actuation mechanisms 
[135-153], [154-157] 
Electrothermal Piezoelectric Electrostatic Electromagnetic 
PROS 





 Low actuation 
voltage 














 High operation 
frequency 
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 Large footprints 
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Figure 1.6 (b) shows the typical measured curve for an N/MEMS switch.  An 
abrupt increase in current during gate voltage sweep (VGS) depicts a pull-in 
phenomenon and this is associated with the pull-in voltage (VPI). As the 
voltage sweep returns to zero, the beam is restored to its initial position. The 





Figure 1.6: Operation of electrostatic switches. (a) Operation of 
electrostatic switches in OFF and ON states. (b) Typical voltage sweeping 
curve of electrostatic switches. 
Analytical models for electrostatic pull-in are well established for such switch. 
The pull-in voltage, given in equation (1.2), is well established from parallel 
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     (1.2) 
Where keff is the effective spring constant of the system, g is the gap between 
the movable and stationary electrode, εo is the permittivity of free space and A 
is the area of effective electrostatic force. The simple cantilever spring 
constant is derived by the Euler-Bernoulli model and takes the form of 
equation (1.3)   
       
  
   
 (1.3) 
Where E is the Young’s Modulus of the material, h is the height, w is the 
width, l is length as shown in Figure 1.7. 
 





It is well noted that the pull-in voltage exponentially increases proportional to 
the effective gap of the actuation, g
3/2
, hence to achieve low VPI, the gap has to 
be as small as possible, which is typically < 1 µm.  
1.3.2 N/MEMS switches: Memory and logic devices 
There have been a few exciting development in functional integration of 
N/MEMS switch to date. Both Chen et al and Park et al demonstrated 
complementary N/MEMS to CMOS, also known as a hybrid N/MEMS – 
CMOS technology [41, 160].  
 
Figure 1.8: (a) Die photo of the hybrid N/MEMS-CMOS chip. (b) layout 
and cross-section of the N/MEMS switch. (c) Voltage transfer 
characteristic showing hyper abrupt transitions between logic states. (d) 






Figure 1.9: (a) Schematic diagram of the MEMS-based non-volatile 
memory device. The CNT is used for the source/drain channel and a 
MEM cantilever is added to transfer charges to the floating gate. (b) 
Diagrams demonstrating the programming (upper three panels)/erasing 
(lower three panels) processes. Blue/red colours indicate the polarities ± 
of the applied voltages. (c) Memory endurance operation under repeated 
programming/erasing cycles for the side-floating gate device. The test 
was performed over 500 cycles for 600 s with Vds = 100 mV. (d) 
Expanded section of (c) also showing the voltages applied to the 
cantilever (purple line) and activating electrode (green line) [41, 160]. 
The first hybrid MEMS switch inverter is monolithically integrated on CMOS 







circuits with 20 – 30 µs mechanical delay.  This device is shown in Figure 
1.8. Meanwhile, complementary N/MEMS with erasing speed faster than the 
Flash memory is demonstrated by Park et al. At 145 ns, the data erasing 
operation is boosted at least 5 times faster than the current Flash technology. 
The device schematics and operation is shown in Figure 1.9. 
1.3.3 N/MEMS switch: Material selection 
Mechanical contact switches are known to suffer from a certain degree of 
degradation after every operation, especially at high temperature. Reports 
suggest that high current density, hot switching and high impact velocity may 
also causes switch micro-welding, fracture, contact surface degradation and 
oxidation that will eventually leads to failure [32, 161-166]. The severity in 
degradation is commonly associated with the contact material [56, 167-170]. 
Hence material property such as hardness, melting point and resistivity are 
crucial in surviving harsh environment application. Nonetheless, CMOS 
compatible materials are more favourable due to its cost effectiveness and 
established manufacturability.   
1.3.3.1 Silicon Carbide 
In year 2010, a highly reliable NEMS switch based on SiC was reported by 
Lee et al [39]. The all mechanical single device successfully verified inverter 
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operation at 500 ºC for at least 2 billion cycles. Figure 1.10 shows the SiC 
based inverter and the details of the contact. Despite the impressive finding, 
the device suffers from localized Joule heating and the failure is shown in 
Figure 1.11. 
 
Figure 1.10: (a) SEM of an inverter device. (b) zoom-in of the highlighted 
contact [39]. 
 
Figure 1.11: Localized Joule heating resulting in melting of SiC [39]. 
1.3.3.2 Metal and metal oxides 
Alternatively, metallic contact N/MEMS switches are reported as well. The 
high conductivity of metal is indisputably the best advantage in lowering 
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contact resistance. In year 2013, a platinum coated silicon beam N/MEMS 
switch with 3 kΩ contact resistance was reported by Parsa et al [171]. At 
least 10
8 
cycles at room temperature were successfully verified and device 
have shown possible low power application. The SEM and the detail of the 
platinum coated device are shown in Figure 1.12.  
 
Figure 1.12: (a) SEM images showing actuation of a five terminal 
polysilicon switch coated with platinum on the sidewalls and selected top 
surfaces. (b) SEM cross section of unreleased platinum-coated beams 
[171]. 
In the same year, there has been some success with metal to metal oxide 
interface such as Au to RuO2 that shows more than 10
10





under normal temperature [28]. The device is shown in Figure 1.13.  
 
Figure 1.13: (a) Optical micrograph showing the switch design. Four 
folded springs are attached to an anchor point on the wafer, and the 
opposite sides are connected to the edges of a rectangular plate. Four 
dimples connect to two signal lines on opposite sides of the switch. (b) 
SEM of the device with moving plate broken and shift aside to reveal gate 
and bottom contact area [28]. 
1.3.3.3 Other materials 
There are also other unconventional material such as silicon-germanium, 
titanium dioxide, molybdenum, amorphous carbon coating and others. Table 



















lifetime and operation in high temperature. Despite high temperature 
capability mentioned by most of the reports, note that the only experimental 
results for high temperature are demonstrated by Mehregany et al at 500 °C. 
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1.4 Silicon as N/MEMS switch 
Silicon has high melting point of 1414°C,  Mohs hardness scale of 7 and 
relatively high Young’s Modulus of 130-188GPa, which makes it one of the 
most appropriate material in terms of reliability, adequately hard material and 
suitable in low operating voltage design [175]. Other than CMOS 
compatibility, Si is one of the most applicable platforms in micromachining 
fabrication, where most of the process technologies are developed 
surrounding Si material, making Si the most established material in N/MEMS 
micromachining. However, oxidation poses a huge challenge as contact 
interface experiences a great deal of oxidation when current flows through the 
uneven surface asperities. Hence an encapsulation package or vacuum level 
testing is required to enhance the reliability of Si based N/MEMS switches. 
1.4.1 Nano-size dimension of Si based N/MEMS switch 
Si technology is regarded as the epitome in the history of semiconductor. The 
widely available database in device and process technology highly surpasses 
any other semiconductor material. As CMOS scaling quest travels, Si 
fabrication has taken huge leaps in process technology. Since then, extreme 
patterning capability is enabled. In 2012, Qian et al demonstrated a dual 
silicon nanowires switch with a paddle-like contact for low power computing 
and alternative to CMOS scaling [133]. The Si based nanowires has enable 
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low operating voltage and possible high density configuration. The device is 
shown in Figure 1.14. The low actuation voltage of average 1.12 V has shown 
10
4
 orders of on/off ratio as shown in Figure 1.15. 
 
Figure 1.14: (a) A schematic illustration of the U-shape NEMS switch. (b) 
SEM photo of a U-shape NEMS switch after HF vapor releasing, Inset: 




Figure 1.15: I-V characteristic of the device. For the first five switching 
cycles, the current ratio indicates the change in current that occurs 
within 10 mV of the pull-in voltage. 
Meanwhile, Li et al has demonstrated fabrication and characterization of Si 
based nanowire for logic application [81]. Two-terminal and three-terminal 
devices are demonstrated. The SEM images of three-terminal device are 
shown in Figure 1.16(a). The Si based nanowires are pulled in to contact the 
drain as gate voltage is applied at the gate terminal. The I-V characteristics are 
shown in Figure 1.16(b). The pull-in voltage of this switch is approximately 8 
V. The devices have negligible power consumption in the off-state and very 
small switching energy. The nano-size (30-300 nm in diameter) of the Si 
based nanowire has shown promising features and possibility in low power, 





Figure 1.16: (a) SEM image of two 3T switch; (b) The typical switching 
current–voltage characteristics of the 3T switch. The inset shows the 
switch on/off diagram and the hysteresis of IDS–VGS as the gate voltage is 
swept from VGS = 0 to 9.0 V and then back to 0 V at VDS = 2.0 V [81]. 
1.4.2 Si based N/MEMS non-volatile memory 
On top of low voltage power computing and high density computing, Si based 
non-volatile memory has been demonstrated by Xiang et al [18]. By 





spring, the device has demonstrated low power actuation. The SEM diagram 
of the device is shown in Figure 1.17.  Low operating voltage of 5.5 V is 
reported and the device has shown possible high density in random access and 
non-volatile memory application. The measurement result is shown in Figure 
1.18. 
 
Figure 1.17: A schematic illustration of the NEMS torsion switch device. 
(b) SEM photo of a NEMS torsion switch after HF vapour releasing. The 
dimension: CL, CW, TL, and TW of device are 9 µm, 1.5 µm, 2.4 µm, and 




Figure 1.18: I-V characteristic of the device for multiple operations [18]. 
Despite exceptional features, the memory operation demonstrated by the 
device still relies on CMOS based charge layer storage to realize a 
non-volatile memory. In all mechanical computing for harsh environment, 
charge layer free or mechanically bi-stable operation is preferred. 
1.4.3 Reliability in high temperature 
Regardless of above demonstration, little is known about the reliability and 
failure mechanisms of Si based N/MEMS switches, especially under high 
temperature. The only reliability investigated in high temperature is SiC 
switches as described in section 1.3.3.1. Nonetheless, Si technology has 
stronger fabrication database than SiC and the limit of Si based contact has not 
been reported so far. Thus it is worthwhile to investigate the reliability of Si 
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based contact in high temperature. Furthermore, most test configuration in 
Table 1.4 emphasize on testing in vacuum. This shows that N/MEMS switch 
requires vacuum or a clean environment in order to survive longer and thus 
increases lifetime. Therefore, encapsulation development is important in order 
to provide a pristine environment to N/MEMS switch. In that case, realistic 
characterization results can be obtained. 
1.4.4 Operation reliability in high acceleration 
In future, miniaturized satellite systems will replace the current bulky version 
as technology advances. N/MEMS switch capability to withstand high 
temperature is favorable to be implemented in the electronics in such machine. 
However, the operation during high acceleration or g-force during the launch 
or take-off experienced by the N/MEMS is still unknown. The typical 
acceleration during a rocket launch is 2 – 5 g [176, 177]. In contrast to 
conventional electronics circuits, the small movable parts in N/MEMS 
switches can be affected by the high acceleration g force. The beam acts as a 
proof mass in N/MEMS switch. Under high acceleration, the beam may 
displace and hence it is important to study the characteristics of the N/MEMS 




1.4.5 Secondary pull-in phenomenon 
Another undesired property of N/MEMS switches is secondary pull-in [151, 
171, 178] other than contact degradation. This phenomenon increases the risk 
in catastrophic N/MEMS failure. The failure happens when the moving 
terminal contacts the gate terminal, resulting in a short circuit or burning the 
device. Some of the catastrophic failures are shown in Figure 1.19. High 
current flow from source to gate may generate enormous amount of heat that 
can eventually burn the device. The condition become more severe as the 
contact area is proportional to the gate voltage, which depicts an operation 
voltage range of N/MEMS switch as shown in Figure 1.19(b). The 
phenomenon of secondary pull-in is illustrated in Figure 1.20. For cantilever 
beam designs, secondary pull-in can occur when the gate voltage is 
overdriven, and the excessive electrostatic force causes the beam to contact 
the gate, resulting in a short circuit and device failure. This may also happen 
during gate voltage spikes. Some reported MEMS switches implement a layer 
of dielectric insulation such as alumina (Al2O3) or silicon dioxide (SiO2), 
between the gate and the actuation beam to prevent secondary pull-in and 
catastrophic short circuits [41, 47, 179]. However, the implementation of 
dielectric layers furthers impedes the operating voltage of the device. As it 




Figure 1.19: (a) SEM image of a five-terminal switch after electrostatic 
actuation. High current flow between the beam and the gate after 
shorting causes irreversible damage. (b) Plot of the displacement of the 
source at the gate and the maximum displacement of the source as a 
function of gate voltage for a N/MEMS switch. The source pulls in to the 
drain at approximately 7 V. As the voltage is increased, the source Shorts 
to the gate at approximately 11 V. The difference between these two 




Figure 1.20: Illustration of secondary pull-in for free-end cantilever 
beam, double-clamped beam. 
High breakdown voltages have also been reported with an inclined curved 
electrode with rotation around small hinges, as reported by Grogg et al [194].  
The SEM image of the device is shown in Figure 1.21. However, such hinge 
placement imposes higher flexibility in horizontal x-direction and may cause 
breakdown earlier than a perfect circular beam. Another disadvantage of the 
switch is the large size of the switch is in hundreds of micro-meter, which is 



















Figure 1.21: SEM image of the curved beam switch showing three 
terminals: drain, gate and source. The contact area is depicted by dashed 
line [194]. 
1.5 Motivation and objective 
The primary focus of this work is to able to achieve a silicon based N/MEMS 
technology that can be embedded into low level logical computational 
operation and memory, with enhanced device reliability in harsh environment 
application. Silicon contact is chosen due to its high melting point and well 
established database in current semiconductor industry. Nano-size structures 
can be well developed using Si and this is important to realize high density 
devices. In a non-volatile memory demonstration, a new mechanical latching 
concept is attempted based on van der Waals force surface adhesion. This idea 
allows charge storage layer free memory to be developed in order to create 
all-mechanical computing devices. Meanwhile, novel idea in modifying 








stiffness against secondary pull-in failure. To realize a logic computation in 
harsh environment with improved performance, the Si based three-terminal 
switch is encapsulated in vacuum with wafer level packaging technology. The 
vacuum level encapsulation is shown to slowdown the degradation of the 
switch under high temperature environment. Multiple testing is performed 
systematically to characterize the switches. In this context, standard I-V 
characterization, and more ruggedized testing in high temperature (> 300°C) 
is performed to investigate the reliability and lifetime of these Si based switch. 
After that, the operation of the switch is investigated under high acceleration 
(< 10 g) using a shaker equipment. The purpose to test the switch operation 
under acceleration up to 10 g is to determine the device can withstand the 
stress under such environment. For example, the typical acceleration during a 
rocket or satellite launch is 2 – 5 g [176, 177]. In contrast to conventional 
electronics circuits, the small movable parts in N/MEMS switches can be 
affected by the high acceleration g force. Thus it is important to study the 
characteristics of the N/MEMS switches under such acceleration. With all 
this, hopefully this technology can be materialized and new exploration in 
related field such as material improvement and circuitry assembly is initiated, 
leading to an entirely new technology platform.  
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1.6 Organization of thesis 
In accordance with the motivation and objective of the current work as 
mentioned in section, this thesis is divided into seven chapters and these 
chapters are organized as of below: 
Chapter 1 is a general introductory of the current problem statement.  The 
limitation of existing technology as well as technology currently in research 
are reviewed and discussed. After that, N/MEMS switch technology are 
proposed and justified. A literature review on the current research and 
development status is covered to examine the underlying challenges and 
produces better and novel ideas, especially on the reliability and failure of 
N/MEMS switches in high temperature environment. 
Chapter 2 proposed the concept of the mechanically bi-stable silicon nanofin 
(SiNF) that is electrostatically actuated and possess the features similar of a 
non-volatile memory (NVM). Analytical model of the SiNF’s critical length 
is derived in order to define SiNF non-volatility effectively. The SiNF is 
simulated with proper boundary condition in ANSYS finite element 
simulation. Finally a design of experiment (DOE) comprised of different 
length and width is determined and translated into a reticle layout. The 
layout is then meticulously patterned on to semiconductor wafers and 
40 
 
multiple layers of critical process are performed in order to realize the 
feature designed. These steps include critical dimension lithography, deep 
reactive ion etching, nano-size gap formation, electrode definition and device 
release. Fabrication outcome is lastly presented in the form of scanning 
electron micrographs (SEM). 
Chapter 3 contains all the characterization and analyses of the bi-stable SiNF 
non-volatile memory. First the testing set up is briefly introduced and the 
electrical characterization of the SiNF switch is explained. The most 
important measurement: Non-volatile I-V characteristics is measured and 
presented. Clear set and reset functions, represented by the pull-in voltages 
of the SiNF switch is measured and investigated. Overall the non-volatile 
hysteresis window agrees well with the model based on van der Waals force 
surface attraction. The contact area is further analysed to differentiate 
between a logic and memory due to the van der Waals force. The 
nanosecond speed in this device is measured and presented. Finally the 
device is tested under high temperature and it shows that the performance is 
poor and improvements are necessary in order to be applied as a rugged 
electronics component. 
Chapter 4 proposed a new design of a logic switch using same Si material as 
contact body. The design relies on a curve structure that is almost impossible 
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to breakdown once turns on, hence mitigating secondary pull-in failure. 
More importantly, this switch is encapsulated in wafer level vacuum 
encapsulation, referred as the Epi-seal process. The stiffness of such 
structure is first determined by an analytical model in order to obtain the 
pull-in voltage approximation. After that the robustness of the curved beam 
structure is simulated with Coventorware finite element method (FEM). The 
stopper design of the curved beam switch is also explained with proper 
illustration. The logic switch is part of a tape-out of a multi project wafer 
(MPW) service initiated by Stanford University. The process flow as well as 
the critical steps of the Epi-seal process is presented. The fabrication results 
are finally presented. 
Chapter 5 covers the testing and characterization of the vacuum encapsulated 
curved beam switch. Other than standard characterization, the switch’s 
operation under acceleration is performed to verify the switch’s mechanical 
resistance to shock. More rugged measurement is performed including 
testing from -60 °C to 400 °C is reported. I-V characteristics, contact 
resistance, curved beam structure robustness against secondary pull-in, 
switching speed are measured. With the vacuum encapsulation, high 




 on-off cycles are successfully demonstrated 
under room temperature and high temperature of 400 °C respectively. Lastly 
42 
 
the operation reliability of the curved beam switch under high acceleration is 
reported. 
In Chapter 6, the failure analysis of a Si-to-Si contact is performed using the 
data from the curved beam switch. First the cross-sectional failure of the 
Si-to-Si switch is presented. From the failure, it is deduced that the 
temperature at contact interface is an important factor to the contact 
reliability. The temperature at contact is investigated thoroughly by 
understanding the Joule heating phenomenon during on-off operation. This is 
done by performing more testing with drain-source signal and creating heat 
at the contact interface. A model is presented to predict the temperature at 
contact. With all this, the lifetime of the curved beam switch in high 
temperature is improved. 
Finally, conclusions on the current work and recommendations for future 




CHAPTER 2: DESIGN AND FABRICATION OF A 
SILICON NANOFIN NON-VOLATILE MEMORY 
BASED ON VAN DER WAALS FORCE 
2.1 Introduction  
In harsh environment, conventional Flash memory degrades rapidly due to 
increased activity of hot carrier injection and standby leakage current. 
Reported maximum memory retention temperature of Flash is estimated to 
be approximately 250 °C [180]. In this chapter, a high aspect ratio silicon 
nanofin (SiNF) based nanoelectromechanical (NEMS) switch has been 
simulated and fabricated as a potential alternative to solid-state non-volatile 
memory (NVM) for application such as storage in harsh environments. To 
demonstrate bi-stability, deliberate stiction is designed into device by 
manipulating surface forces and spring restoration forces. This is done by 
implementing novel mechanical memory latching mechanism leveraging on 
van der Waals force. The  result is a device that is able to demonstrate 
non-volatile memory (NVM) hysteresis behaviour [181]. Meanwhile, high 
density non-volatile memory is made possible with the nano-scale dimension 
of the SiNF. Meanwhile, silicon material is chosen to fabricate the device 
due to its high melting temperature and ability to survive harsh environment. 
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2.2 Operational NEMS switch with bi-stable states 
A sketch of the bi-stable three-terminal switch is shown in Figure 2.1(a). This 
switch comprised of a cantilever beam with thickness tf and length h, flanked 
by two gate terminals on either side, separated by gaps of gd respectively. The 
cantilever beam is a high aspect ratio (1:35) silicon based nanofin (SiNF), 
fabricated using entirely CMOS process. The design of experiment (DOE) 
dimension of the SiNF consists of 2, 8 and 12 µm length (h) with 80 nm thick 
(tf) and 3.5 µm height (d). The gap (gd) between the SiNF to either terminal is 
approximately 80 nm. The SiNF is designed to switch between two side lateral 
terminals by electrostatic force, controlled by two different gate voltages,  
VG1 and VG2. This reported switch is lateral based since the actuation is 
in-plane movement. The step-by-step operation is better illustrated by Figure 
2.1(b). Initially, the SiNF is in a neutral state. To actuate the SiNF to the right 
terminal, a sweeping voltage (VS1) is applied between the two. Pull-in of the 
SiNF happens when the sweeping voltage reaches a certain threshold voltage, 
this voltage is referred as the pull-in voltage (VPI). Subsequently, when this 
voltage is removed, van der Waals force at the interface between SiNF and 
terminal will maintain the contact without on-hold bias, resulting in hysteresis 
behaviour. Meanwhile, the SiNF flips and switches towards the opposite 





Figure 2.1: (a) Top view schematic of the NEMS memory with SiNF as 
the actuator that can switch between two terminals (b) Structure and 
operation of a bi-stable NEMS switch. (1) SiNF is pulled-in to the right 
terminal by VS1. (2) VDW force holds the SiNF in contact position even 
after the electrostatic force is removed (3) As bias is applied opposite, 
SiNF flips towards the other terminal. (4) VDW force holds the switch in 
left terminal. (5) The switch cycles between two terminals, resulting in 














The SiNF structure makes NEMS switch bi-directionally while exhibiting 
non-volatile hysteresis, thus it is able to provide two different states. Both 
stable states available attributed to van der Waals force that enables the NEMS 
switch to serve as storage-layer-free NVM. 
2.3 Critical length and van der Waals force 
2.3.1 Governing equations for beam’s critical length 
The van der Waals based stiction cannot be over designed or else the device 
won’t be able to reset. In order to resolve the critical length (Lc) at the 
quasi-stable state, the presented model follows a methodology presented by 
Mastrangelo and Hsu [182, 183]. The profile of an actuated cantilever beam is 
shown in Figure 2.2, with the beam sticking to the drain electrode at distance 
c, the contact length. The adhesion area is modelled as a region held flat 
against the drain electrode. The contact length is determined by the balance of 
beam elastic energy, van der Waals adhesion energy and electrostatic energy, 
with the total energy of the system being minimized at equilibrium. Unit width 
of the cantilever beam is assumed throughout the analysis. Assuming the 
electrostatic force is being applied from the opposite side via a voltage V 
across 0 ≤ x ≤ s, the beam deflection y in this region is given by the 




Figure 2.2: Side view of cantilever structure stick to bottom substrate 












Where θ is the shear angle of the tip, and m is a non-dimensional number. The 










significant as c becomes small. An exact solution for y is not easily expressed 
analytically, thus a series solution is used. An expansion to the fourth order 



























Where Hc is the Hamaker’s constant for the material used. Here, HSi = 5 x 
10
-20
J is used, r is the separation between the two surfaces.  




A simple analytical solution to the integral is not easily found. As an 
approximation, the integrand is first expressed as a series expansion up to 






Where the integral limits ϵ1 and ϵ2 represents each ends of the beam. By 








And the equilibrium is found by setting its derivative to zero. Pull-out occurs 






Lastly, solving the boundary condition and rearranging the equation yields the 




An expression for the critical length of the cantilever beam as well as a closed- 
form solution for the pull-out voltage can be obtained through a series 
expansion of fourth order. This closed-form solution enables rapid analysis of 
wide ranges of design parameters, reducing the reliance on finite element 
simulations which can be time consuming. If cantilever length exceeds the 
critical length Lc, adhesive surface forces that is dominated by van der Waals 
interactions, can overcome the elastic restoring force and allow the cantilever to 
retain switch contact after pull-in even after the actuation voltage is removed, 
thus functioning as non-volatile memory (NVM). In contrast, if the cantilever 
length is shorter, the restoring force will dominate and the beam will break the 
contact and operates like a logic switch. In higher temperature, temperature 
affected parameter has to be taken into account. The parameter affected by the 
elevated temperature can be the stiffness of the beam, and the Hamaker’s 
constant dependency on temperature. The beam stiffness dependency is 
affected by the Young’s Modulus thermal coefficient of Si, β = −67 × 10−6 K−1 
[197]. Since this value is negative, the adhesion force is expected to increase, 
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resulting in larger surface force between the contacts. The latter parameter, 
Hamaker’s constant at elevated temperature can be estimated by the following 
equation.  




Where HC is the Hamaker’s constant at room temperature, Tθ is the intermediate 
temperature and T0 is the room temperature. By looking at the temperature 
dependency for both parameters, it can be conclude that the adhesion force is 
larger at higher temperature. The design is realized in the next part by 
fabrication of a non-volatile memory using silicon nanofin (SiNF). The device 
is fabricated and characterized to show bi-stable states non-volatility properties. 
Its critical length is estimated with equation derivation in the next section and it 
shows that surface forces can be leveraged to realize bi-stable non-volatile 
mechanical device. 
2.3.2 Finite element simulations and boundary conditions 
Finite-element analysis (FEA) simulations are carried out using ANSYS. 
Figure 2.3(a) shows the simulation result and the schematics of the model used 
in the simulation. Structural element PLANE183, contact element 
TARGE169 and CONTA171 is used to simulate the dimension parameters to 
design a bi-stable state switch based on van der Waals force (FVDW). The 
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ANSYS code is detailed in Appendix 1. A parallel-plate capacitive model is 
used to simulate the electrostatic force between the SiNF and the terminals in 
accordance to their respective gaps. A voltage sweep (V) is applied at one side 
of the terminal. The electrostatic force (FELEC) gradually rises as the sweeping 
voltage increases. At displacement of approximately 1/3 of the gap distance, 
the cantilever is pulled in to contact the gate. Then FVDW is input as a load to 
hold the SiNF, while the voltage sweeps back to zero. If the spring restoration 
force is larger than the van der Waals adhesion, FSPRING > FVDW, the SiNF will 
bounce back to the original position, else the SiNF will remain in contact. The 




Figure 2.3: (a) FEM simulation model of a SiNF in ANSYS with 
displacement (in µMKS) denoted. (b) The result of simulation for a 
successful non-volatile hysteresis curve due to van der Waals force. As 
the voltage sweep from starting from 0 V, tip displacement of the SiNF is 
simulated. Pull-in is detected after that and the stiction due to van der 
Waals force is consider as a load that holds the SiNF tip in closed contact 
position. The contact remains closed as voltage sweep return to zero. The 
same phenomenon repeats on the other side of the switch terminal, 
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2.3.3 Design of experiment (DOE) parameter 
Table 2.1 shows the parameter decided for SiNF after both simulation and 
numerical solution are performed. The pull-in results are compared to the 
analytical model and it is found that the discrepancy is about 12% which is 
considered a good approximation; this is shown in the next chapter. A notable 
assumption is that the simulated VPI is consistent, which is considered ideal 
compared to real measurement. 
Table 2.1 SiNF parameters in design of experiment (DOE) 
Parameters Value (nm) Pull-in voltage 
Beam Length, h 2000, 8000, 12000  
10, 0.4, 0.2 V 
Beam thickness, tf 
 
80, 90, 100, 110 
 
Gap size, gd 
 
~ 80  
 
2.4 Design approach 
2.4.1 Layout view 
Nikon 203B KRF 6” reticle with 25 × 33 mm design area is available for the 
SiNF non-volatile memory design of experiment. Figure 2.4(a) shows the top 
view of the entire layout. Detail of one device is shown in Figure 2.4(b) and 




Figure 2.4: (a) Reticle (25 × 35 mm) top layout. (b) Single device cell 











Figure 2.5: Zoom-in view of the SiNF with specific dimensions. 
2.5 Fabrication process  
 
Figure 2.6: A 3D schematic of the NEMS memory with SiNF as the 
actuator that switches between the terminals. The entire structure is 
















Defining nano-electromechanical system (NEMS) device remains a huge 
challenge in this device.  Figure 2.6 shows the 3D schematics of the SiNF 
non-volatile memory. The nano-size SiNF aspect ratio is approximately 1:35 
and the gap between the SiNF and the adjacent terminal is approximately 
80~100 nm. From the schematics, it is also seen that metallization pads are 
fabricated on the Si. The SiNF beam is intact during the fabrication and 
released in the last step using a dry isotropic etching. The detailed fabrication 
and optimization will be discussed later in this section. 
2.5.1 Detailed fabrication and critical steps 
In the Si-to-Si NEMS memory, process recipes are repeatedly optimized to 
provide a high aspect ratio and smooth surface to the main structure: The SiNF 
beam. Structurally Si has good reliability and implantation can be performed 
to reduce the resistivity of the material. Other than that, nano-size 
electromechanical device can be realized without much intrinsic stress when it 
is made out of single crystal Si, which is the standard case of for SOI wafer 
platform. However, the conductance of Si is still incomparable to metal no 
matter how much impurity density can be implemented. Figure 2.7 shows the 
fabrication process flow. a.) Starting from SOI wafer. b.) a layer of SiO2 is 
thermally grown as a hard mask for the first layer etching. c.) hard mask is 
etched followed by silicon deep reactive ion etching (DRIE). d.) Further 
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oxidation is performed to reduce the overall fin dimension to nano-scale size < 
100 nm. e.) Poly Si is overfilled as the gate electrode to the SiNF. f.) The wafer 
is planarized so that the fin is exposed. g.) An insulation layer of SiO2 is 
deposited followed by opening to the gate and Al is deposited as contact. h.) 
Finally the device is release in dry hydrofluoric acid vapour to remove the 
SiO2, leaving the SiNF suspended. Heavy implantation and activation is 
performed at step a. and step e. in order to make the silicon as conductive as 
possible to reduce the resistance of the Si. More details on the fabrication 
process will be given below. 
Fabrication of nano-scale device is challenging and the process is carried out 
at Institute of Microelectronics, Agency of Science and Technology Singapore 
(A*STAR) where 248 nm deep UV lithography tool is available. Multiple 
steps of CMOS compatible processes are leveraged to create a Si-to-Si 
two-terminal NVM. First, eight inch SOI wafer with 3.5 μm N-type device 





 at 80keV is performed to make the device layer more conductive. 
Next, 300nm of thin SiO2 is thermally grown at 1050°C in O2 ambient to 
create hard mask for the first etching step. The above completes the substrate 




Figure 2.7: CMOS front end of the line (FEOL) process flow for SiNF 
switch. . a.) SOI wafer – 3.5 µm device layer, 1µm BOX. b.) 3.5 µm Si 
DRIE. c.) Dry oxidation. d.) 5 µm poly-Si deposition and planarization till 
flat. e.) Al metallization. f.) Device release in VHF. 
2.5.1.1 Ultra high aspect ratio silicon nanofin definition 
In the first layer, patterning of SiNF is performed with Nikon KRF 248nm 
excimer laser scanner. The wafer is first coated with 60nm of bottom 
antireflective coating (BARC) and 320 nm of deep UV photoresist 
(Microchem UV210). A Bossung plot analysis is done to obtain the optimal 
exposure condition after performing focus exposure matrix (FEM). This is 
shown in Figure 2.8. Figure 2.8(a) represents wafer exposure map with both 
 











x-axis and y-axis representing exposure parameter (exposure energy in 
mJ/cm
2
) and lens focus correction (focusing distance calibration in µm). The 
area of interest is defined by the critical dimension measurement. This area is 
defined by the critical dimension of the SiNF from 200 nm > CD > 130 nm. 
The CD > than 200 nm and < 130 is not accounted in this optimization. By 
plotting measured CD from device labelled from 1 to 52 versus focus and 
energy level, which is also known as a Bossung plot as shown in Figure 2.8(b), 
the optimized window can be determined. The energy range (49-53mJ/cm
2
) 






Figure 2.8: (a) Wafer exposure map and measurement location of the 
available die area. (b) FEM result of SiNF exposure optimization. 
Bossung’s plot shows optimized window of target SiNF’s CD. 
A final exposure condition of energy = 52 mJ/cm
2
, focus = -0.2 μm is chosen 
for the definition of the SiNF. This condition has shown the critical dimension 
(CD) nearest to target. After that, the hard mask is etched in optimized C4F8 + 
Ar based recipe using high density plasma etcher. The PR is then stripped and 
the wafer proceed to deep reactive ion etching to produce a SiNF with 
minimum CD of 160 nm × 3.5 μm height. This etch is done with BOSCH high 
aspect ratio deep reactive ion etching (DRIE), this recipe is optimized with 
extremely short 5 seconds passivation cycle of 25 sccm C4F8, alternating 
earlier with a longer 30 seconds etching cycle of 40 sccm SF6 + 90 sccm C4F8, 
chamber pressure remain constant throughout the etch at 45 mTorr, the coil 
power of etching and passivation is 800 and 600W respectively.  












































Figure 2.9: (a) Overall SiNF definition with DRIE. (b) Zoom-in of one 
SiNF with open end with very straight sidewall. (c) Sideview of SiNF 
shows etched surface profile. 
The etching results in a slight scalloping sidewall and this is crucial because 
reducing sidewall roughness will enhance the van der Waals adhesion force. 
The final etching result is shown in Figure 2.9(a) – (c). The aspect ratio of the 
SiNF at this stage is approximately 1:15. Further process is performed to 















reduce surface roughness of the sidewall, wet local oxidation (LOCOS) at 
1050 °C is performed in SEMCO tube furnace. The pressure of the oxidation 
in the furnace is 1 atm. The process gas flow is 1 slm DI water vapour with a 
0.5 slm of oxygen. In this process, fin width is further reduced as the Si is 
being consumed during oxidation. The final SiNF width reduces from 
minimum CD of 160 nm to 80 nm, achieving aspect ratio of approximately 
1:35, the final dimensions of the SiNF width ranges from 80-110nm. 
 
Figure 2.10: (a) Local oxidation (wet) of SiNF to reduce surface 
roughness and overall SiNF width. (b) SiNF width of 80 nm after 



















The smoothening effect and the SiNF thinning are shown in the SEM diagram 
in Figure 2.10(a) – (c). An AFM sidewall measurement reveals that the 
surface roughness is similar to the bulk silicon wafer surface. From the result 
shown in Figure 2.11, the overall thickness is reduced and at the same time the 
surface roughness is measured to be < 0.22 nmRMS. The thickness reduction 
can be measured accurately by ellipsometry measurement.  
 
Figure 2.11: AFM result of sidewall of SiNF 
2.5.1.2 Gap definition 
The thermally grown SiO2 can be conveniently defined as the sacrificial layer 
and the insulation layer. The area near the actuation gap has to be etched 








this, first the thickness of the SiO2 is measured with ellipsometer, since the gap 
target is approximately 80 nm, any excess SiO2 has to be etched way. This is 
done by time etch using diluted hydrofluoric (HF) acid of (1:25), which etch 
rate is about 35 nm/min, using photoresist as a mask. The photoresist coating 
has to be thicker to protect most of the area except the opening of the effective 
actuation area near the SiNF. This is shown in Figure 2.12(a). Careful timing 
and repeated rounds of etching and measurement are performed to ensure the 
gap achieve the target of 80 nm of SiO2. The result after etching and stripping 
the photoresist is shown in Figure 2.12(b). 
 
Figure 2.12: (a) Photoresist opening of the SiNF area for gap definition. 
(b) SiO2 sacrificial reduction etches using HF acids around the SiNF 
actuation area to create 80nm gap. 
2.5.1.3 Side terminal definition 
Now that the SiNF is completed, the side terminal next to it is defined. A 4 μm 
low pressure chemical vapour deposition (LPCVD) thick poly-silicon is 










Figure 2.13: (a) Thick poly silicon deposition overfilling all trenches and 
forming side terminal of the SiNF. (b) After CMP, SiNF is exposed and 
the terminals are self-aligned to side. (c) Zoom-in of the SiNF. 
The side terminals are entirely self-aligned with the SiNF since the 
poly-silicon is uniformly deposited on the whole wafer. The deposition is 
shown in Figure 2.13(a). After that, poly-Si CMP is performed to planarize the 
entire wafer, until the SiNF emerges from overfilled poly-Si. This is shown in 




















Arsenic dopant and activated with high temperature of 1050 °C for 12 hours. 
At this stage the SiNF can be released to inspect the partial completeness of 
the device. 
2.5.1.4 Isolation and metallization 
To re-distribute the electrodes, an insulating 300 nm LPCVD SiO2 is 
deposited and etch back on release area, this layer also serves as the insulation 
to the metallization path. Vias are etched into this dielectric layer in order for 
the metallization to contact the silicon terminals. After that, 500 nm 
aluminium (Al) is sputtered and patterned to provide contact to the SiNF and 
poly-Si gate. The Al interconnects are designed in larger dimension so that it 
is able to survive the isotropic etching during the release. To further prevent 
the possibility of leakage current, isolation trench is patterned and etched stop 
on buffered oxide layer (BOX) to isolate the SiNF and the terminal electrodes. 
This is shown in Figure 2.14(a). At the same time, this etch defines the SiNF 
trench, where one edge of the SiNF is etched and the SiNF becomes a 
cantilever. This is shown in Figure 2.14 (b). Due to the selectivity, some SiO2 




Figure 2.14: (a) Isolation trench stop on buried oxide layer (BOX) to 
isolate the SiNF and the gate-electrodes. (b) SiNF is etched to become a 
cantilever, SiO2 sidewall remains due to higher selectivity. 
2.5.1.5 Device release 
Lastly the device is released in hydrofluoric acid vapour (VHF). The top view 
of the release SiNF is shown in Figure 2.15(a) and the tilted view is shown in 
Figure 2.15(b). Since the SiNF is fabricated from the device layer, the SiNF is 
stress free. Furthermore, dry release is capable of providing a non–stiction 
suspended structure, resulting SiNF initially in neutral position before testing.  
 
Figure 2.15 (a) Top view of the released SiNF. (b) Tilted view of the SiNF 

















2.6 Fabrication outcome 
Figure 2.16 shows the SEM image of a 12 µm SiNF device where contact pads 
are Al metalized. A zoom-in image of the SiNF shows that the SiNF is 
extremely straight and does not suffer from any bending due to stress and all 
SiNF are at neutral position. The SiNF is now movable and can be controlled 
by applying a potential between both terminal and the SiNF. The testing and 
characterization will be discussed in more detail in next chapter. 
 
Figure 2.16: SEM of a switch device of 8 µm length × 90nm thick SiNF. 













In conclusion, this chapter introduced a new bi-stable SiNF non-volatile 
memory concept leveraging on stiction dominated by van der Waals force.  
A critical length model is presented to determine whether a cantilever is a 
non-volatile memory or a logic switch. Meanwhile, FEM simulation using 
ANSYS is performed to validate the design. Both critical length model and 
FEM simulation converges into design of the silicon based nanofin (SiNF) 
switch that operates like a non-volatile memory. The parameters generated 
are converted into layout and the device is fabricated. The two main 
categories of MEMS processing techniques, i.e., bulk micromachining and 
surface micromachining, as well as the three main building blocks of MEMS 
processing, i.e., deposition, lithography, and etching, were also presented in 
this chapter. In-depth MEMS fabrication techniques used in the fabrication 
of the devices in the current work are introduced and explained. This 
includes the optimization of small CD lithography, high aspect ratio 
formation, interconnect isolation and release strategy. Lastly, the detailed 
microfabrication process outcome that realizes the structures and devices in 
the current work is presented. The device characterization will be presented 




CHAPTER 3: CHARACTERIZATION OF TWO 
TERMINAL SILICON NANOFIN NON-VOLATILE 
MEMORY 
3.1 Testing setup and procedure 
The fabricated device is tested and characterized in Cascade micro chamber 
(RBL-6100) with temperature controlled stage. Measurement is set up and 
performed using B1500 semiconductor analyser. The analyser is equipped 
with two source monitoring units (SMU) and one high resolution source 
monitoring unit (HRSMU). Meanwhile, Tektronix function generator (AFG 
3102) and oscilloscopes (DPO7354C) are used to measure the switching 
speed. The overall set-up is shown in Figure 3.1. 
 
Figure 3.1: Testing set-up of the SiNF electrical characterization. Probe 
station with microchamber (Cascade RBL-6100) equipped with 
semiconductor analyser (Agilent B1500) and function generator 
(Tektronix AFG 3102) 
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3.2 Electrical characterization 
First, the pull-in voltage (VPI) is measured and statistical results are 
systematically analysed and compared with FEM results. In first test, a voltage 
sweep (VS) is applied across left terminal and right terminal from negative 
region (0 to -15V) to positive region (0 to 15V) to detect the pull-in voltage. 
Figure 2.6 in the previous section illustrates the measurement configuration. 
The test is performed inside a N2 purged micro chamber at elevated 
temperature of 50ºC to remove any moisture. Hence capillary force is 
negligible. After that, to determine the van der Waals force operation, the 
non-volatile hysteresis of the SiNF is measured and verified together with 
SEM inspection. The result is further analysed to determine the working 
region of the SiNF more precisely: logic or memory. Then, the switching 
speed of the SiNF switch is measured and compared with a standard resonance 
frequency model. The SiNF switch is subjected to higher temperature and the 
drift from 50 °C to 150 °C is measured. Finally, the reliability and the failure 
mechanism of the switch are presented. 
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3.3 Result and discussion 
3.3.1 I-V characteristics of a two-terminal electrostatic SiNF 
non-volatile memory 
Using the testing setup described in section 3.1, first the I-V characteristics of 
the SiNF switch is measured. The result is shown in Figure 3.2. A sweeping 
voltage VS is applied across the SiNF and the left terminal. An abrupt increase 
in current, IS, of 10
3
 order is observed showing that the SiNF is switched and in 
contact with the right terminal. This pull-in happens initially at VS = -10 V. 
This is also known as the pull in voltage, VPI. When VS gradually rise on the 
left terminal, the 2
nd
 pull-in happens. Altogether this completes one loop of 
pull-in voltage measurement. When VS is gradually decrease to zero, it is 
noted that the current does not fall back to zero, except at VS = 0 V, (omitted in 
Figure 3.2), depicting that the SiNF is still remain in contact with the terminal. 
It is important to emphasize that the abrupt switching is a mechanical effect. 
Thus the sub-threshold swing of the SiNF switch or any kind of switch is 
always ideally infinite. In actual experiment, the switching is always detected 
within two smallest voltage resolution set during the measurement. The 
measurement can be easily confused with some “charging like on-off” curves, 




Figure 3.2: Measured hysteresis curve of a 2 μm long fin showing two 
pull-in voltage (-10 V and 12 V) of a SiNF device. (Inset) log scale curve. 
0V point omitted for illustration purpose. The on/off ratio of the SiNF is 
approximately 2~3 orders of magnitude. 
Figure 3.3 and Figure 3.4 show the correlation between the pull-in voltage 
versus the length and thickness of the SiNF. The measurement is performed 
statistically for twenty devices and results show that longer length and smaller 
thickness reduces the pull-in voltage while keeping non-volatile hysteresis 
behaviour for 2 μm and 8 μm SiNF. The measurement results agree well with 
a standard pull-in model of an electrostatic based cantilever as shown in 
section 1.3.1. As the SiNF switch’s pull-in voltage is proportional to w3/2 and 
inversely proportional to l
2
 of the beam’s dimension.  

































































Figure 3.3: Pull-in voltage, VPI versus different thickness of switch of 80 – 
120 nm (measured). Constant error bar for twenty switching devices and 
median of each thickness are measured. Pull-in voltage, VPI increases 
with the thickness of SiNF. 
 
Figure 3.4: Pull-in voltage, VPI versus different switching length of 2µm, 
8µm and 12µm.  Constant error bar for twenty switching devices and 
median of each length are measured. Pull-in voltage, VPI reduces with the 
length of SiNF. 
 




























































By plotting the experimental VPI versus w and I on a log-log plot as shown in 
Figure 3.5(a) and (b), the fitting corresponds to l yield power exponents of 
-1.725 and the fitting corresponds to w yield 2.35 can be found. The fitted 
power coefficient is agreeable to the theoretical value. However, the power 
exponent corresponds to w seems to be higher. This may be due to fabrication 
or design error in the critical dimension of the SiNF. 
 
Figure 3.5: (a) Pull-in voltage line fitting with respect to SiNF length on a 
log-log scale. (b) ) Pull-in voltage line fitting with respect to SiNF width 
on a log-log scale. 


















































































































































































A comparison is done between the analytical and experimental value of the 
pull-in voltage as shown in Figure 3.6. Overall the pull-in voltage reduces 
inversely proportional to the length of the SiNF, which shows a good trend in 
VPI. However, the experimental value is generally higher than the expected 
value, possibly due to fabrication tolerance especially in the release process 
and non-uniform electrostatic force exerted in such tiny beam. The analytical 
model used in predicting the pull-in voltage of the beam is too ideal. For short 
beam, the effective modulus equals to the Young’s Modulus, E. However, the 
SiNF is a long beam, where l > 5t.The effective modulus becomes the plate 
modulus as shown below.  
       
 
    
 
(3.1) 
where E is the Young’s Modulus, v is the Poisson ratio of Si = 0.17.  
The abrupt jump in sweeping current corresponds to on-off current ratio 
(Ion/Ioff) of 10
3
 which is considered far from ideal due to the compliance 
current setting of 100 nA. If an excessive current flows through SiNF, this 
may cause significant localized heating and result in fusing and oxidation of 
the Si switch. Thus, the device suffers from poor yield and reliability. This 
may improve if the testing is done under vacuum encapsulation which is 




Figure 3.6: Comparison of pull-in voltage for analytical model and 
experimental value. Mean value is taken from experimental value. 
Overall the experimental value is higher than then analytical value, 
where the analytical model is a standard parallel capacitor model. 
Other alternative solution like contact enhance coating like Au, Pt and RuO2 
may solve this issue but the fabrication of such small device will be extremely 
challenging [28, 171]. The on-off current ratio of 10
5
 is demonstrated with 100 
µA current compliance as shown in Figure 3.7 with the similar device, but the 
device works for only once. This is shown from when the sweeping current 
gradually reduce when sweeping voltage is decreasing, resembling current 
discharging curve, which may be caused by SiNF melted to the respective 
actuating terminal. The pull-in voltage is 5.95V at 25mV/decade, achieving 
five order of on-off ratio. From the experimental results, it is shown that the 



























Figure 3.7: Measured IS – VS curve of an 8 μm length SiNF device. The 
current compliance of the measurement is limited up to 100 μA. From 0V 
to 10V, measured VPI is 5.95 V at 25m V/decade. The measured ION/IOFF is 
10
5
. From 10 V to 0 V, the pull out is not abrupt but shows charging 
relation. 
3.3.2 Non-volatile hysteresis operation 
 
Figure 3.8: SEM diagram showing a 2 µm length × 80 nm width SiNF in 
operation. (a) SiNF remains at neutral position. (b) SiNF contact remains 
on hold to the left terminal, depicting state “0”. (c) SiNF flips to the right 
terminal and on hold to the right terminal, depicting state “1”. 
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Figure 3.8(a) shows the SEM of a 2 µm x 80 nm NEMS switch in neutral state. 
As the total electrostatic attraction force is proportionate to VS, electrostatic 
pull-in of the SiNF to the either terminal happens when this voltage 
approaches pull-in voltage (VPI), i.e. VS = VPI. To show this, with the SiNF 
grounded, a voltage sweep (VS) is applied across left terminal and right 
terminal from negative region (typically 0 to -15V) to positive region (0 to 
15V). Figure 3.8 (b) shows the SEM of SiNF actuated by contacting the left 
terminal. A live video of the SiNF actuation is shown in Figure 3.9. After 
switching is performed in SEM, the device is removed from the SEM 
inspection tool and the bias is removed. After that, the switched memory state 
is tested with a small voltage VS and the direction agree well result under SEM. 
This shows that the presence of connection still exist between the SiNF and 
the left terminal, even without holding bias. Van der Waals force between the 
SiNF and the left terminal in this case was able to overcome the spring 
restoration force and thus the SiNF was latched in the final switch position 
even though there is no on-hold bias voltage. After that, VS is applied across 
SiNF and the opposite terminal.  When the voltage gradually increases, the 
SiNF flips and switches towards the right terminal when the electrostatic force 
is larger than the spring restoration force and the van der Waals adhesion. This 
happens at VS = -12V. Similarly, Figure 3.8 (c) shows the SEM of the same 
device with reversed VS applied across source and right terminal. Electrostatic 
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force is negligible when the switch is turned off, thus the major remaining 
force that holds the contact is the van der Waals attraction. Despite actuation 
arises from the electrostatic force in the electron beam scanning in SEM 
microscope, the results are reliable due to multiple device tested are verified. 
During the SEM inspection of the 2 µm SiNF, it is observed that the SiNF is 
barely bent and only the tip, which is approximately 5% of the SiNF body, is 
in contact with the terminal electrode, which means the gap between the body 
of the SiNF and the opposite terminal is relatively unchanged. This indicates 
that in 2 µm SiNF, the initial pull-in voltage should be identical to the voltage 
that is used to flip the SiNF to the opposite terminal, also known as the second 
pull-in. This is shown in the next measurement in Figure 3.10(a).  
The second pull-in can also be referred as the resetting voltage (VRESET) since 
the function of this voltage is reversing the state of the SiNF. The detailed 
non-volatile memory operation cycles of 2 μm and 8 μm SiNF are shown in 
Figure 3.10(a) – (b). From both measurements, the initial pull-in voltage (VPI) 
of the device is lower compared to the rest of the resetting voltage (VRESET), 
this is due to the initial neutral position of the SiNF, where the gap is 
approximate 80 nm. After the first pull-in, the subsequent operation voltage 
will be VRESET where the gap is possibly increased to 160 nm. Thus larger 




Figure 3.9: Live video of the SiNF switching in real time, captured under 
SEM. The SiNF switch is activated and makes contact with the right 









Referring to the operation sequence as shown in Figure 3.10, the sequence of 
the hysteresis comes about in a sequence from 1 to 4. In sequence 1, the  SiNF 
is pull-in to the right terminal, when the voltage sweep returns to zero in 
sequence 2, no pull-out is detected depicting the SiNF is still in contact with 
the right terminal. As the voltage sweep across the opposite terminal in 
sequence 3, the SiNF flips as FELEC + FSPRING > FVDW. As the voltage sweep 
returns to zero in sequence 4, van der Waals force again holds the SiNF in 
contacts.Altogether the device demonstrated a bi-stable hysteresis curve, thus 
the device operates like a NVM. The 2 µm SiNF operates for the 11
th
 sweep 
before failing as currents returns to zero during voltage back sweep 
resembling a discharging curve at around 3 – 4 V, following 12th sweep trace 
the same charging curve as voltage sweep vice versa. The same phenomenon 
happens at the 9
th
 sweep of the 8 µm SiNF device. The devices are inspected 
under SEM and it is determined that the SiNF has burnt and melted to either 
terminal. It is known that joule heating can be detrimental to such devices. The 




Figure 3.10: Measured bi-stable I-V Characteristic of the NEMS 
memory. (a) 2 μm SiNF device (b) 8 μm SiNF device. The bi-stable 
operation is shown in a following sequence. (1) First the SiNF is pulled in 
to the left terminal. (2) Left terminal contact holding by the VDW. (3) 
SiNF flips to the right terminal. (4) Right terminal contact holding by the 
VDW. Note that the current in continuous when voltage sweep returns to 
0V. 
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Figure 3.11: Constant error bar of VPI and VRESET versus 2, 8, and 12 µm 
long SiNF of twenty devices. VPI reduced while VRESET increases sharply, 
while device with fin length of 12 µm cannot be reset due to permanent 
adhesion. 
From the experiment results, it is shown that the length is crucial in designing 
a resettable switch. Figure 3.11 shows the correlation between the VPI and 
VRESET versus the length of the SiNF. The measurement is performed 
statistically for twenty devices and results show VPI is inversely proportional 
to SiNF’s length. However, the non-volatile hysteresis behaviour is only 
obtainable in 2µm devices and 8µm devices.  Overwhelming adhesion force 
causes drastic increase in VRESET as the SiNF length increases, which leads to 
permanent adhesion in 12 µm SiNF switch. The trade-off between the 




























































































































3.3.3 Memory and logic domain 
In contrast, all 12 µm SiNF can only be activated once and no VRESET can be 
detected anymore until the switching voltage reaches breakdown at 
approximately 120V. In a coincidence, it is found that the SiNF can be 
switched during SEM inspection. The actuation is highly depending on the 
electron beam scanning and it happens more often during higher 
magnification. Figure 3.12 shows the SEM images of all three SiNF devices, 
which is actuated under the SEM. These devices are measured to be consistent 
with the inspection. From these SEM diagrams, the contact area can be 
extracted. 12 µm devices has the largest contact area, the first pull-in contact 
of such device is catastrophic and causes the device to fail due to permanent 
adhesion. From the result, van der Waals adhesion cannot be too strong 
compared to the spring restoring force to enable a re-writeable NVM. The 
spring restoring force and van der Waals force can be determined with 




Figure 3.12: SEM images of SiNF. (a) 2 µm SiNF. Inset: Zoom-in of 
contact between SiNF and terminal. (b,c) 8,12 µm SiNF device. Insets: 




















        
 
      
 
   
   
     
(3.2) 
Where E is the Young’s modulus, υ is the Poisson ratio, d, h, l is the depth, 
thickness and length of the SiNF respectively.  Meanwhile the van der Waals 
force equation according to the Lennard Jones potential [8], is shown below.  
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(3.3) 
Where HC is the Hamaker’s constant, r0 is the interatomic equilibrium 
distance, g0 is the cut off distance when the SiNF is in contact. By plotting 
both forces with respect to contact area, the non-volatile memory region and 
the logic region can be deduced as shown in Figure 3.13. As the contact area 
increases, the surface force dominates and the SiNF act as a memory. Since 





Figure 3.13: Force of spring and van der Waals of silicon beam and 
contact surfaces of Si and SiO2versus measured contact area of SiNF. 
Non-volatile memory region is defined as the van der Waals force is 
larger than the spring restoration force of the SiNF. The logic region is 
vice versa. 
3.3.4 Switching speed 
The switching speed can be assumed from the natural frequency of a 
cantilever beam, which is given by the harmonic oscillator formula as shown 
in (3.4) [27].  




   
   
 
(3.4) 
Where E is the Young’s Modulus of Si, I is the moment area of inertia, m is the 
mass of silicon, L is the length of the SiNF. For an 80 nm × 2 μm SiNF, the 
switching time is approximately 73ns. The switching speed is also verified 
























with measurement result as shown in Figure 3.14. The switching speed 
experiment is performed using the similar testing set up in Section 5.3.4. This 
is a high speed pulse monitoring unit (PMU) installed in a Keithley SCS 4200 
semiconductor analyzer. An 80 ns pulse is applied as input through the first 
channel of the switch, as the switch closes, the output is detected by a second 
channel using the PMU. By superimpose the output on the input on the same 
timestamp, the delay during the switch turns on can be obtained. Overall the 
switching speed is in nanosecond region. 
 
Figure 3.14: Switching speed of an 80 nm × 2 μm SiNF. The time 
difference, Δt given by the delay is measured to be 26.3 ns. 
Table 3.1 shows the comparison between different classes of NEMS/MEMS 
switches. The demonstrated silicon switch is one of the fastest among silicon 
based switch, the nearest competitor would be polysilicon based switch with 
280ns. 































SiC < 200  NA [31, 39] 
Sandia Lab Ru 15-81  NA [189] 
California Institute of 
Technology 
CNT 2.8  20  
[211, 
118] 
Stanford University Poly Si NA 280  [171] 
National University of 
Singapore 
Si 26  NA 
This 
work 
3.3.5 Pull-in variation with respect to temperature 
For the first time, VPI drift versus temperature of such device as shown in 
Figure 3.15. The temperature of the probe station stage is heated to 100 ºC and 
150 ºC respectively and the pull-in voltage of SiNF with different length is 
measured. The voltage drift is calculated from the 8 μm SiNF device only, by 
estimation from the figure, where the voltage difference from 323 - 423K is 
around 2.4 V. The lowest voltage drift of 24mV/K is measured in this device. 
Pull-in voltage of three SiNF with 2, 8 and 12 µm is experimentally tested at 





Figure 3.15: VPI at temperature of 50 °C, 100 °C and 150 °C of 2 µm long 
switch of thickness 90 nm. Low voltage drift of 24mV/K is measured. 
3.3.6 Reliability in high temperature and failure analysis  
Despite the device’s performance in non-volatile memory, the reliability of 
the SiNF in high temperature is poor. Under normal temperature, the SiNF 
switch can survive up to tens of cycles. Oxidation and Joule heating are among 
the reasons the SiNF is not reliable. At room temperature, oxidation happens 
rapidly especially when the switches are exposed to air. The deterioration is 
enhanced further by Joule heating. The failures are shown in Figure 3.16. It is 
observed under SEM inspection that the SiNF is fused to one side of the 
terminal, the entire beam has melted and joined seamlessly to the sidewall of 
the actuating terminal. This problem is consistent and happens to most of the 
devices after failure has occurred. 

































Figure 3.16: SEM diagram of an 8 µm SiNF after failure. SiNF is melted 
and fused to the actuating terminal. 
The possible solution to enhance or improve the reliability of the SiNF is 
encapsulating the SiNF in a vacuum encapsulation. The concept is shown in 
Figure: 3.17. With limited oxygen inside the cavity, the surface oxidation of 
the SiNF is limited. Meanwhile, Joule heating can be controlled via current 
compliance or build in resistor. The enhancement will be further discussed in 




Figure: 3.17 Vacuum encapsulation of the SiNF switch can prevent 
oxidation of the contact interface. Meanwhile, Joule heating needs to be 
reduced to enhance the lifetime of the device.  
3.4 Non-volatile memory application 
To realize an array of devices with a small footprint, an array structure is 
proposed such that each terminal electrode is shared between two SiNF, as 
shown in Figure 3.18. To program or erase the device in an array without 
affecting other cells, a threshold holding voltage (VT) needs to be defined such 
that it is sufficient to prevent the SiNF from switching when a program voltage 








instance, to erase the programmed state (1) in the same figure, VRESET is 
applied to W3 while VT needs to be applied to W4 to hold the already reset 
state (0) where 0 < VT < VRESET. As such the proposed array structure has 
shown a possible array of non-volatile memory. 
 
Figure 3.18: Proposed 2
3
 bit memory array implemented by two-terminal 
SiNF switch.  Each device consists of two states, namely Reset State ‘0’ 
and Programmed State ‘1’. Write and reset operation can be executed by 
turning on both read and write line. Meanwhile, read operation is 
performed by low current measurement where device are subjected to a 
read potential (Vread < VPI) 


























3.5 Conclusions  
In conclusion, a SiNF non-volatile memory consists of a high aspect ratio 
(1:35) silicon nanofin (SiNF) with smallest dimension of 80 nm (w) × 3.5 μm 
(h) × 2 µm (l)  is characterized in this chapter. The device nano-scale size is 
among the smallest in its class. The device demonstrates low power operation 
while exhibiting non-volatile hysteresis loop with two bi-stable states. It is 
also the first measured result of two way bi-stable hysteresis curve based on 
novel VDW force for application in NVM memory. Measurement results 
show bi-stable hysteresis behaviour with pull-in voltage (VPI) and reset 
voltage (VRESET) as low as 8.4V and 10.1V. The switching speed of the 
memory is measured to be 26.3 ns, one of the fastest demonstrated in 
nano-scale switches. The average voltage drift calculated from SiNF 
non-volatile memory is 24mV/C from 50°C to 150°C. Meanwhile, the 
nano-size gap and width of the SiNF makes the device attractive for 
scalability with estimated compact density about 390kBits/mm
2
. However, 
the current fabrication process produce very low yield and the current device 
has very low reliability especially in high temperature, the failure observed is 
due to fusing/micro-welding, as a result of Joule heating and oxidation during 
switching operation. In next chapter, a three-terminal switch with ultra-clean 




CHAPTER 4: DESIGN AND FABRICATION OF A 
VACUUM ENCAPSULATED SILICON TO 
SILICON CURVED BEAM LOGIC SWITCH  
4.1 Introduction  
Following the poor reliability of the SiNF non-volatile memory in high 
temperature, an attempt to fabricate silicon based vacuum encapsulated 
curved switch is fabricated to investigate its operation capability in harsh 
environment. The logic switch comprised of three-terminals: These terminals 
consist of drain (movable curved beam), gate (fixed) and source (fixed) as 
shown in the top of Figure 4.1. The curved beam switch defined in single 
crystal silicon, which is almost stress-free and homogenous. The entire 
moving structure and Si-to-Si electrodes are encapsulated in a vacuum 
environment with electrical interconnects built through the encapsulation to 
the chip surface and metalized by aluminium. The on-off operation of the 
curved beam switch is shown in the same figure, where an arbitrary signal can 
flow through the contact from source to drain when the beam is pulled in 
electrostatically by the gate. Extremely clean vacuum encapsulation process is 
performed to seal the switch after release process, providing pristine operating 
surroundings for switching operation. Meanwhile, the curved beam design has 
enhanced the spring stiffness of the beam upon contact, resulting in robust 
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control voltage overdrive. The similar high breakdown voltages are also 
reported with an inclined curved electrode with rotation around small hinges 
demonstrated by Grogg et al [194].  
 
Figure 4.1: Illustration of radial electrostatic force exerted on the curved 
beam when gate potential is changed from high to low. (Condition for 
pull-in: VGATE ≥ VPI) 
Meanwhile, preliminary reliability study of such switch is investigated and 
shown here. Failure analyses are performed to show that the reliability is 
temperature dependent. 10
7
 on-off cycling test is performed and achieved 
under room ambient and at least 10
6
 cycles at elevated temperature of 400 ºC, 
with measured consistent contact resistance of approximately 30kΩ. 
Micro-welding is presumably happening beyond 400°C; however, enhanced 
100 
 
reliability is verified through manipulation of current compliance, which will 
be detailed in next chapter. 
4.2 Wafer level vacuum encapsulation  
Based on discussion from the previous chapter, an advanced vacuum 
packaging is necessary to preserve the lifetime of N/MEMS switch.  In this 
chapter, a vacuum level encapsulation leveraging on a poly-silicon sealing in 
epi-reactor is proposed. This process is also known as the Epi-Seal 
encapsulation. The Epi-seal encapsulation process was proposed by 
researchers at the Robert Bosch Research and Technology Center in Palo Alto 
and then demonstrated in a close collaboration with Stanford University. In 
this process, movable silicon microstructures are encapsulated with a layer of 
epitaxially deposited silicon, allowing for operation in an ultra-clean, 
hermetic, vacuum environment [184, 185]. High yields (>90%) are typically 
achieved and a similar process is used commercially by SiTime Corporation to 
fabricate silicon MEMS resonators [186, 187]. The vacuum level inside the 
encapsulation is reported and verified [188]. The standard Epi-seal process is 
as illustrated in Figure 4.2. First, the MEMS structure is defined by etching 
trenches in the device layer of a SOI wafer using deep reactive ion etching 
(DRIE). A sacrificial oxide layer is deposited to fill the trenches and to 
provide an oxide spacer layer above the device. Contacts are etched in the 
oxide and a silicon layer is deposited in an epitaxial reactor. This results in 
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crystalline silicon where there is a crystalline seed and epitaxial poly-silicon 
where there is oxide. Release holes are then etched into this cap and vapour 
HF is used to etch oxide to release the device. After a high temperature 
hydrogen bake in an epitaxial reactor to remove contaminants and native 
oxide, a second layer of epitaxial silicon is deposited, sealing the device in a 
clean cavity. Thereafter, electrical isolation and contacts are defined. The 
pressure in the cavity is further lowered by diffusing hydrogen in the cavity 
out, achieving a pressure of a couple of Pa. 
 
Figure 4.2: Epi-seal process flow. Starting from the left: Device 
definition, sacrificial and spacer deposition, cap and release hole 




4.3 Robustness of a curved beam structure against 
secondary pull-in failure 
Some undesired properties such as secondary pull-in prevent or degrade the 
performance of MEMS switches [151, 189]. The phenomenon of secondary 
pull-in is illustrated in Figure 4.3. For cantilever and doubled-clamped beam 
designs, secondary pull-in can occur when the gate voltage is overdriven, and 
the excessive electrostatic force causes the beam to contact the gate, resulting 
in a short circuit and device failure. This may also happen during gate voltage 
spikes. Some reported MEMS switches implement a layer of dielectric 
insulation such as alumina (Al2O3) or silicon dioxide (SiO2), between the gate 
and the actuation beam to prevent secondary pull-in and catastrophic short 
circuits [41, 47, 179]. These dielectric layers can prevent device failure, but 
also seriously degrade device operation at critical dimensions as leakage 
happens. Hence, gate drain pull-in is undesired and rugged ohmic contacts are 
greatly preferred. To derive a robust architecture to the three-terminal logic 
switches, curved beam is designed as the movable contact. In addition to the 
benefits of ultra-clean vacuum encapsulation, the curved beam design 
provides a high tolerance to a gate voltage overdrive. When the drain is in 
contact with source, the source acts as a stopper for the curved beam, and the 
curved shape of the beam reduces further deformation due to the arch-like 
structure, resulting in a robust configuration that is able to sustain a high gate 
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voltage. This also increases the resilience to large overshoots during gate 
voltage pulses. These switches are highly suitable in rugged electronics 
applications such as downhole, aerospace and automotive applications. 
Regardless of the high contact resistance, logic devices and on-off circuits in 
harsh environments can be achieved. 
 
Figure 4.3: Illustration of secondary pull-in comparison between 
electrostatic switch for curve beam, free-end cantilever beam, 
double-clamped beam. The curved beam structure offers robust gate 
voltage overdrive and prevention from secondary pull-in due to the 
enhanced mechanical strength after pull-in happens. 
4.4 Curved beam stiffness and breakdown voltage tolerance 
Since the curved beam’s width proposed is much smaller than the radius of 
curvature, R>> h, the spring constant of the curved beam can be approximated 




















is parallel but not equal to the centroid axis. Subsequently, the pull-in voltage 
can be approximated by the parallel plate capacitor model, assuming 
negligible fringing effects, since the width-to-gap ratio is approximately (26:1) 
with largest gap being 1.5 µm, and the thickness of the device layer is 40 µm.  
4.4.1 Governing equations for curved beam’s stiffness 
The curved beam reaction and deformation formulas are also defined similarly 
for circular arches as derived by Roark’s formula for stress and strain [190]. 
The vertical deformation of a one end free, the other end clamped cantilever is 
given by equation (4.1) below. 
    
  
  
    (4.1) 
Where R is the radius of curvature, E is the Young’s modulus of silicon, I is 
the area moment of inertia. The loading term, LFV is assume to be a partial 
uniformly distributed radial loading, given by equation (4.2) 
      [      (
 
 
         )          
 
 
           ] 
(4.2) 
Where w is the unit load, R is the radius of curvature, k1 = 1-α+β, k2 = 1-α.  
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Where the hoop stress deformation factor, α is given below, 
  
 
    
 (4.3) 
Where I is the area moment of inertia, A is the cross-sectional area, R is the 
radius of the curvature. The radial shear deformation factor, β is given by 
below, 
  
   
     
 (4.4) 
Where E is the Si Young’s Modulus, I is the second area moment of inertia, R 
is the radius of curvature from centroid, A is the cross-sectional area of the 
beam and G is the shear modulus of elasticity. Since the radial force is a full 
span, θ = π/2, simplifying both equation above gives  
    
    
   
         (4.5) 
Rearranging the equation, the spring constant of the curved beam is given by 
equation (4.6) 
   
   





In order for the switch to be turned on, the potential applied across gate and 
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drain has to overcome the curved beam spring restoration force (VG > VPI), 
where VPI is the pull-in voltage. In most ideal case, pull-in voltage due to 
parallel capacitance can be approximated by the equation (4.7). 
Where KC is the spring constant of the curved beam, d is the separation gap 
between the gate and the drain, ε is the relative permittivity of vacuum, A is the 
effective capacitive area between gate and drain. 
4.4.2 Finite element simulations and boundary conditions 
A 3D FEM simulation (Coventorware) model is used to simulate the pull-in 
voltage for different beam length, widths, and radii of curvature. In the 
simulation, a voltage is swept across the gate, and the upper and lower bounds 
of pull-in voltage were calculated. Figure 4.4 shows a cross-section layout of 
the semi-circular switch with θ = 180°. The curved beam strength after pull-in 























Figure 4.4: Cross-section layout of the semi-circular curved beam 
electrostatic switch design. 
Pull-in voltage (VPI) can be obtained using Coventorware’s CoSolve to solve 
both the mechanical and electrostatic physics domains. The electrostatic force 
is computed by applying a potential difference between gate and curved beam 
(source). This force is then substituted into the mechanical domain to calculate 
the deflection. Iterating between these two domains yields a static solution 
with low voltage differences. The FEM simulation is solved based on 
non-linear iteration computation, where deflection caused by electrostatic 
force is calculated based on every sweeping voltage step as parameter. The 
simulation will diverge at some point when sweeping voltage is beyond the 
pull-in voltage. Pull-in phenomenon is defined as the 1/3 distance of the 
actuation gap. As the gap closes, the simulation generates a divergence due to 










intelligent enough to stop by itself, and return to iterate a lower voltage input 
subsequently until it gets a convergence. Once the difference between the 
voltages fall below the user’s setting resolution, the simulator stops and VPI is 
determined. In this case, it is the accuracy of the pull-in voltage. The 
electrostatic force is also determined by the voltage sweep. It is determined 
that VPI decreases for increasing radius of gate R, and the relationship 
generally follows a double exponential decay model as shown in Figure 4.5. 
This relationship was tested and verified for several widths of the beam (w) 
and showed in next chapter. Since the target actuation voltage for the switch 
device is in the range of 10 – 30 V, for various w, the upper and lower bounds 
of R has to be determined. This was made possible through interpolation 
and/or extrapolation of the FEM results. According to FEM simulations, for 
the same w and s, a decreasing VPI is observed with decreasing θ. This is 
agreeable with the analytical model, since increasing θ is equivalent to reduce 
the spring constant of the beam, Furthermore, using Coventorware, the net 




Figure 4.5: Simulation result of pull-in voltage versus radius of curvature 
for curved beam with varying widths. Inset: 3D model of curved switch 
(Displacement:  0 - 0.86 µm). 
In the breakdown voltage (secondary pull-in of beam-to-gate) simulation, a 
voltage ramp trajectory is applied to the gate and the beam’s mechanical 
response is computed with a double clamped arch-structure as shown in the 
inset in Figure 4.6. It is assumed that when curved beam contacts source, it 
becomes a double-clamped arch instead of a free-end curved cantilever. As the 
beam deforms until a critical voltage, the growth of electrostatic force 
becomes dominant over the linear mechanical restoring force. This response is 
again non-linear and numerous CoSolve iterations are performed to find a 
stable solution. A set of iterations are repeated between convergence and 
divergence of the solutions to determine the stable breakdown voltage of the 
arch structure. The breakdown voltage is thus determined in a similar manner 
gate


































as the pull-in voltage described above, with the exception of the 
double-clamped boundary conditions. The spring constant of the curved beam 
is expected to be approximately 16 times of a straight cantilever beam, 
resulting in very high breakdown voltage endurance. Simulation results of a 5 
µm × 165 µm radius beam which has pull-in voltage of 11 V capable of 
withstanding excessive overdrive gate voltage and only breakdown at 174 V 
as shown in Figure 4.6. 
 
Figure 4.6: Simulated high breakdown voltage of 174 V with initial 
pull-in and contacted drain at approximately 11 V.  Inset:  Pull-in of 
drain to gate during breakdown. (Displacement:  0 – 3.1 × 10-3 µm) 
4.4.3 Stopper design 
The contact dimple is designed to reduce stiction while maintaining low 
operating voltage. As the spring stiffness is non-linear to its length and 
Felectrostatic







































actuation gap, it is challenging to minimize the contact area to prevent stiction. 
Surface forces and micro-welding between contact’s asperities may be the 
cause of stiction. In this chapter, all of the curved switches have only a single 
and identical dimple. Note that actuation of the curved switch is centripetal to 
the centre of radius (0,0) and the radial electrostatic force is always tangential 
to the beam curvature. Therefore, rotating motion is considered when the 
curved beam is being actuated, with one side being anchored. The details of 
the contact design are shown in Figure 4.7. The beam is attracted towards the 
gate by radial electrostatic force. After pull-in, the curved beam will assume a 
new position with a gap of go’. Hence, go has to be greater than the contact 
distance gc to prevent short circuit between gate and drain. Thus, a 
multiplication factor x of 1.5 is used throughout the design. The initial 
















Where go is the initial gap, x is multiplication factor, gh is the horizontal 





Figure 4.7: Contact dimple stopper and contact distance requirement for 
curved beam switch. 
4.4.4 Design of Experiment (DOE) parameter 
Table 4.1 shows the parameter decided for curved beam after both simulation 
and numerical solution are performed.  
Table 4.1 Curve beam parameters in design of experiment (DOE) 
Parameters Value (μm) Pull-in voltage 
Beam width, w 3, 5  
10 – 30 V 












4.5 Design approach 
4.5.1 Layout view 
The layout design is part of a multi project wafer (MPW) initiated by Epi-seal 
process team and a single cell is shown in Figure 4.8.  
 
Figure 4.8: Layout view of one 3 × 3 mm
2
 die. A single device cell is shown 











The available space is limited to 3 × 3 mm
2
 die. Thus the design rules for the 
epi-seal fabrication place a limit on device dimensions. The gap between drain 
and gate ranges from 1.0 – 1.5 µm and gap between drain and source is 0.7 – 
0.8 µm. Gap distance is important in lowering pull-in voltage, which is 
proportional to gap
3/2
. However, this gap has to be considered carefully as it is 
defined by etching unless some surface compensating process can be 
performed to fill the etching trench in order to make smaller gap. 
4.6 Fabrication Process 
Figure 4.9 shows the exploded view of the vacuum encapsulated switch. In the 
bottom layer, the MEMS switch consists of three terminals: source (movable 
curved beam, fixed at one end), gate (fixed) and drain (fixed) defined on SOI 
wafer. Further up layer is the capping layer with release holes and silicon 
sealing layer. In the sealing process, the ultra-clean environment is created for 
the active part of the device during the encapsulation as part of the Epi-seal 
process, when the wafer is sealed at temperature > 1100 °C with hydrogen, 
dichlorosilane and hydrogen chloride in an Epi-reactor. This process 
eliminates residual oxygen, hydrocarbons and water, leaving only sub-Pa 
pressure. Simultaneously, the sealing layer acts as a contact via to the device’s 
terminals. An isolation trench etches followed by dielectric fill and contact 




Figure 4.9: Exploded view of the Si-to-Si MEMS switch with 
encapsulation layers consist of device layer, capping layer, sealing layer 


































4.6.1 Detailed Fabrication and critical steps 
To realize or simulate the most ideal environment, pristine vacuum level 
encapsulation is a requirement to investigate the Si-to-Si contact. Such 
process flow is shown in Figure 4.10. Initial SOI wafer of 40 µm thick device 
layer with 1 µm buried oxide is used. First, deep reactive ion etching (DRIE) is 
processed to etch 40 µm deep trenches into thick silicon device layer, stopping 
on SiO2 layer. After that, sacrificial SiO2 is low pressure chemical vapour 
deposited to overfill the trenches. In this context the etching gap of the initial 
DRIE has to be limited so overfill can completely seal the etched trench. Next, 
the SiO2 layer is etched to define where the electrode should be interfaced, at 
the same time the opening area serves as the anchor area for the following Si 
epitaxy capping. The release hole is patterned and etches in the Si capping 
layer to provide access to the SiO2 underneath. Then, isotropic vapour 
hydrofluoric acid is used to etch the oxide in order to release the beam. 
Subsequently the release hole is sealed by second layer of Si epitaxy. This 
process is also referred as the Epi-Seal where a few Pa of pressure level can be 
achieved. During the sealing, the wafer is exposed to high temperature with 
hydrogen gas content and this process removes most impurities and polymers 
as reported [188, 191]. Subsequently, top Si is isolated with SiO2 and finally 




Figure 4.10: Fabrication process flow of encapsulated curve switch. (a) Si 
deep trench etching. (b) SiO2 overfills to seal trench. (c) Via definition 
with device release. (d) Si epitaxy sealing and electrode isolation. (e) 




















4.7 Fabrication outcome 
A Si-to-Si MEMS switch, consist of all Si material, is defined on single crystal 
silicon. This device has homogenous material property and is stress free after 
fabrication. Mainly 3 μm and 5 μm width curved beam devices are fabricated 
and then characterized. The dimension is also restricted by the design rules of 
the MPW wafer. The entire moving structure is encapsulated in vacuum 
environment with only electrical terminal interconnects are fanned out on the 
chip surface and metalized by aluminium. These terminals consist of drain 
(movable curve beam), gate (fixed) and source (fixed) is shown in X-Ray 
diagram in Figure 4.11. The finish chip has flat topography and only the metal 
pads are visible under optical microscope. This is shown in Figure 4.11(a). 
The X-ray image of the encapsulated device is shown in Figure 4.11(b). The 
curved beam’s dimension, radius and width, is represented by r and w in the 
same figure, where the beam is defined on the circle of the radius. This image 
is taken with an X-ray inspection system (DAGE XD 6500). The image 




Figure 4.11: (a) Top view of the finished chip with metalized aluminium 
pad. (b.) X-Ray image showing the encapsulated three-terminal switch 
comprised of a movable curve beam (Source), control terminal (Gate) 
















Figure 4.12: SEM image of a 3 µm × 85 µm radius curved switch before 
encapsulation is performed. The image is captured after the DRIE 
process. (Inset) Zoom-in of the contact region. 
Since the chip is fully encapsulated, it is difficult to inspect the internal 
structure due to the Epi-seal process. Nonetheless, SEM image of a 
three-terminal curved beam switch before capping is shown in Figure 4.12. It 
is clearly seen that the DRIE is processed well and the contact region is well 
defined. Due to process limitation, the minimum gap distance can be defined 
as advised by the Epi-seal process is 0.7 μm. The cross-section of 
encapsulated curved beam is shown in Figure 4.13. A protruding silicon 
curved beam is shown in Figure 4.13(a). Note that during the epi-seal process, 








reported [192]. The released beam is encapsulated under a ~25 μm-thick 
epitaxial polysilicon layer, as shown in Figure 4.13(b). 
 
Figure 4.13: SEM cross-section of a curved switch device showing the 
released curved beam with a poly-silicon encapsulation seal. (a.) 
















In conclusion, this chapter introduced a vacuum encapsulated three-terminal 
logic switch that relies on a curved beam for better reliability enhancement. 
The Epi-seal vacuum packaging provides a pristine environment for the 
contact to operate in harsh environment. Due to the high temperature 
(1100 °C) sealing process, oxygen and polymers are removed from the 
release cavity, thus oxidation of switch is unlikely to happen during 
operation. Spring constant of the curved beam is derived in order to obtain 
the design values of the device dimension. The device is then simulated and 
designed using FEM analysis to obtained desired pull-in voltage. Meanwhile, 
overdrive voltage tolerance is simulated to be at least 10 times of the pull-in 
voltage, depicting stiffness improvement in the curved beam actuation 
mechanism. The overdrive voltage tolerance offers robust operating voltage 
and is more reliable against surge protection. Subsequently, the process flow 
is explained in details and the fabrication outcome is presented. The 




CHAPTER 5: CHARACTERIZATION OF A 
VACUUM ENCAPSULATED SILICON TO 
SILICON CURVED BEAM LOGIC SWITCH IN 
HARSH ENVIRONMENT 
5.1 Testing set-up and procedure 
At room temperature, the chips are exposed to air and tested in a Cascade 
Microtech microchamber (RBL-6100) with semiconductor analyser (Agilent 
B1500) equipped with two standard source monitoring units (SMU) and one 
high resolution (HRES-SMU). The device under test (DUT) is placed on the 
hotplate while three Kelvin probes are used to characterize the electrical 
properties. Two different electrical test conditions are mainly set in the curved 
beam switch’s electrical characterization. This will be further discussed in the 
next section. The semi-automatic probe station allows probing view from a 
closed-circuit television. This set up is similar to the one as described in 
section 3.1. In the high temperature testing, the probe station stage was 
modified with a Thermo Scientific hotplate (HP131225Q Cimarec). The 
temperature range provided by the hotplate ranged from room temperature to 
540 °C. The coil or heating element of the hotplate generates significant noise 
in the device and over shadow some of the switch operation. This noise can be 
isolated by placing a conductive aluminium foil shield connected to the tester 
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ground. The overall experiment set up is shown in Figure 5.1. However, the 
hot plate temperature on the surface may suffer from convection loss. In order 
to calibrate the real surface temperature, a T-type thermocouple is used to 
measure the actual temperature of the surface of a dummy device placed on 
the temperature stage. The measured temperature is calibrated against the 
setting temperature and the result is shown in Figure 5.2. This curve provides 
convenient adjustment for actual temperature with reference to setting 
temperature. The calibration result also provides more accurate measurement 
in high temperature measurement. The testing of the curved beam device in 
open air probe station is generally consistent compared to testing in vacuum 
chamber. As during the encapsulation process, the device is sealed in a 
hydrogen environment (epi-reactor) and is subject largely to high temperature 
baking. Most oxygen molecules are removed due to this process. Thus 
oxidation of the contact interface can be entirely prevented during the 




Figure 5.1: Testing set up of the vacuum encapsulated curved beam 
switch. The set up includes a probe station (Cascade RBL-6100) equipped 
with CCTV, a semiconductor analyser (Agilent B1500), the probe station 
stage modified with a hot plate (Thermo Scientific HP131225Q Cimarec). 
The Zoom-in image shows the DUT placed under hot plate with 












Figure 5.2: Calibration of surface temperature of the curved beam 
switch. The measured temperature is regulated to its setting temperature 
for more accurate temperature setting purpose. 
Meanwhile, harsh environment testing from cold to hot temperature can be 
done in another test chamber equipped with a temperature controller as well as 
a cooling compressor (Cascade Microtech vacuum probe station, PMV200). 
The usable temperature of this probe station ranges from -60 °C to 300 °C. 
During the measurement, the air in the test chamber can be purged and 
chamber pressure < 1m Torr can be achieved by using a turbo pump. If desired, 
the enclosed environment of the vacuum probe station also enables nitrogen 
purged condition, instead of vacuum. The vacuum and nitrogen environment 
are also meant to protect the interior and hardware of the probe station as the 
temperature is raised to 300 °C. As for the electrical set up, similar 
configuration with the unenclosed probe station is used. The overall set up of 
127 
 
the vacuum probe station during test is shown in Figure 5.3. 
 
Figure 5.3: Vacuum probe station (Cascade Microtech vacuum probe 
station, PMV200) equipped with an 8” wafer vacuum test chamber, 
turbo pump and a compressor tower for cooling. Bottom image shows the 
detail of the temperature controller that can be set from -60 °C to 300 °C.  
The switching delay of the device under 300 °C is measured using Keithley 
4200-SCS equipped with one 4225-PMU high speed pulse IV module. The 




















Figure 5.4: Testing set up of operation high acceleration. The set up 
comprised of a shaker (Brüel & Kjær LDS V406) together with power 
amplifier and a semiconductor analyser (Agilent B1500). The same set up 
is illustrated by the schematics diagram with defined axis of acceleration. 
The Keithley analyzer provides high speed voltage pulsing with simultaneous 
current and voltage measurement, at acquisition rates of up to 200 
megasamples/second (MS/s) with 14-bit analog-to-digital converters (A/Ds), 
Shaker controller + power amplifier





















using two A/Ds per channel (four A/Ds per card). At 40V range, minimum 
measurement window is 100 ns with 10 ns resolution. Meanwhile, an 
accelerometer testing is set up to verify the operation of the curved beam 
switch under high acceleration. The set up comprised of a semiconductor 
analyzer (Agilent B1500), a shaker (Brüel & Kjær LDS V406) powered by a 
power amplifier. The curved beam electrical characteristics are measured at 
different acceleration at fixed frequency. This testing set up is shown in Figure 
5.4. 
5.2 Electrical and mechanical characterization 
 
Figure 5.5: Scanning electron micrograph (SEM) of a curved beam 
Si-to-Si MEMS switch. The operation of the switch is shown where VG is 
used to control the actuation with gate terminal and VS is used to detect 
signal from source to drain. Parameter radius, r and width, w of beam is 
shown. 
Similar to the testing requirement presented CHAPTER 3: but more 
















encapsulated Si-to-Si switch. Standard switch cycling with more details, the 
switch is also tested under higher operating voltage and elevated temperature. 
Figure 5.6 shows an example of a measured typical pull-in and pull-out of a 
curve beam switch. Gate voltage (VG) is swept from 0 V to 25 V. Pull-in 
phenomenon is represented by abrupt drain (ID) and source current (IS) rise as 
indicated during the voltage increment sweep, while pull-out voltage is 
represented by the abrupt drop in both current during voltage decrement 
sweep. As compared to two-terminal devices discussed in previous section, 
three-terminal switch distinctively separate gate control signal from drain and 
source terminal, resulting in advantages such as low and high power gating 
and power logic application. 
 
Figure 5.6: Three terminal testing of ID, IS, IG - VG. Pull-in and pull-out of 
the curved beam is shown by the near ideal abrupt on-off characteristics 
at 20 V and 3.8 V respectively. Low noise and power is demonstrate by 
the low gate current (IG) at pA range at all time during entire sweep. 












































































Any mechanical or electronics switch has contact lifetime and this is no 
exception to MEMS switch. In the reliability testing, MEMS switches 
operating lifetime can be experimentally measured by alternating the switches 
on-off until it fails. Two different cycling experiment set-ups are carried out to 
measure the lifetime of the Si-to-Si vacuum encapsulated switch, i.e., voltage 
source or current source signal can be performed as shown in Figure 5.7. In 
Test A, a constant voltage source, VS is applied between drain and source 
while gate is biased with an alternating signal, VG. This signal continuously 
turns the device on and off, while drain and source current, ID and IS are 
measured in every on and off cycle and is used to determine the contact 
resistance. Similarly, in Test B, instead of voltage source, a current source, IS 
is applied from drain to source while the potential drop between both 
terminals is measured. This potential drop between the terminals depicts the 
contact resistance as the constant current source is constricted by the contact 
area and surface asperities. The advantage by performing Test B over Test A 
is excessive heating can be mitigated by IS compliance current setting. In order 
to further investigate the curved beam switch functionality, the switching 
range is tested at the limit of the achievable temperature from – 60 °C to 400 
°C. Through the understanding of contact’s Joule heating, some current 
compliance settings can be used to enhance the lifetime of the curved beam 
switch. Important characteristics of the switch are measured and presented in 
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the later part of the chapter. Lastly the curved beam’s reliability under high 
acceleration is characterized by measuring the switch’s operation in 
acceleration. This is done by placing the curved beam switch on a shaker 
while the operation is measured by a semiconductor analyzer. The axis of 
acceleration used in the experiment is in-plane acceleration (y-axis) and out-of 
plane acceleration (z-axis). Maximum shaker output of 10 g @ 2kHz is 
verified.  
 
Figure 5.7: Cycling test set-up for Si-to-Si reliability test. Test A based on 
voltage source (VS) and current measurement (IS) while Test B based on 
current source (IS) and voltage measurement (VS). 
5.3 Result and discussion 
5.3.1 I-V characteristics of a three-terminal electrostatic switch 
In I-V characterization, a three-terminal device is demonstrated with low gate 
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current will flow as the curved beam contacts source. In contrast, a negative 
current will flow through source. Pull-out can be measured by sweeping the 
gate voltage back from 25 V to 0 V. Figure 5.8 shows a measured pull-in and 
pull-out of a 5 µm thick × 95 µm radius curve beam switch. In this switch, the 
pull-in voltage (VPI) is 20V and pull-out voltage (VPO) is 4.77V. Typical 
current on-off ratio (Ion/Ioff) of approximately 10
6
 and approximately 
6.25mV/decade is demonstrated in this device. The abrupt drain (ID) and 
source current (IS) indicated by the rise and fall during the voltage forward and 
backward sweep is the pull-in and pull-out of the curved beam. This is shown 
in Figure 5.8(a). Such hyper abrupt rise and fall is the feature of a pure 
mechanical switching.  Low gate current (IG) throughout the measurement is 
shown in Figure 5.8(b). This depicts no contact was made between the curved 
beam and the gate during the entire voltage sweep. The current flows in all 
three terminals: drain, source and gate current are measured concurrently, 
where gate is connected to sweeping voltage, DC bias of 2 - 2.5 V is applied to 
source and drain is subjected to ground. As compared to two-terminal devices 
discussed in previous section, three-terminals switch distinctively separate 
gate control signal from drain and source terminal, leaving uninterrupted 
signal conditioning between drain and source. Note that gate current 
measurement is important to measure a three-terminal device, as experimental 
error may not be detected when device is still able to produce abrupt rise in 
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current even sometimes when gate is shorted to drain. 
 
Figure 5.8: Three-terminal testing of ID, IS, IG - VG.  (a) Switch turns on 
during forward VG sweep and turns off during return VG sweep. (b) IG 
remains low with measured noise floor of the semiconductor analyzer. 
Hysteresis window in pull-in and pull-out voltage is related to the surface 
adhesion and the imposed electrostatic force. In order to break-off from the 
contact, the spring restoration force has to overcome surface adhesion and 
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electrostatic force. Trade-off between VPI and spring constant is inevitable to 
make the switch behave between a logic and a onetime programmable device. 
Gap between the pull-in and pull-out can be seen as a measure of the balance 
between spring constant and surface adhesion force. In other mean, curved 
beam design can be optimized further to operate at lower voltage however 
surface contact has to be considered carefully to compensate lower restoration 
force. Despite one time programmable application can be realized as reported 
[193], the reliability or memory retention characteristics of such contact based 
memory is unknown. A three-terminal switch can be designed into low power 
electronics and all-mechanical logic application for harsh environment 
applications. 
It is noted in these experiments that most low voltage designs (< 15 V) only 
work once and no pull-out can be detected. Such a result is shown for a 5 µm 
wide × 165 µm radius curved beam shown in Figure 5.9. After one pull-in, it is 
observed that the curved beam is permanently in contact. Although surface 
adhesion such as van der Waals force and surface charging, the permanent 
contact may have been caused by micro-welding due to joule heating at the 
asperity-to-asperity contact, as this effect is consistent with the increasing of 




Figure 5.9: ID, IG – VG of 5 µm wide × 165 µm radius curved beam. 
Permanent non-resettable contact is obtained as VG sweeps returns to 
zero, indicating switch remains in contact. 
For most devices that actuate at higher voltages, the curved switches produce a 
consistent VPI within same device. Ten cycles of repeated gate voltage sweeps 
are shown in Figure 5.10, indicating a consistent pull-in voltage at 
approximately 26V for a 5 µm wide × 95 µm radius curved beam, while the 
average pull-out voltage is 11.9 V. The gate current (IG) remains low 
throughout the measurement in pA range, showing consistency of no gate 
leakage to the curved beam. The observed variation in the pull-out voltage is 
related to the adhesion force between contact surface of drain and source, 
which can evolve somewhat due to wear of asperities. 











































Figure 5.10: Measurement of ten sweeping cycles.  IDS - VG sweeping 
cycles within same device. Pull-out variation is highlighted. 
The analytical model for pull-in voltage from earlier section 4.4.1 is compared 
with the experiment results. Overall, the pull-in voltage (VPI) is agreeable to 
the analytical model as shown in Figure 5.11, a total of experiment results of 
15 devices were tested and compared to the analytical solution. Absolute error 
of 1V – 3 V is confirmed with the devices tested. In the same figure, it is 
shown that the pull-in voltage is highly proportional to curved beam length, 
which can be simply determined by the equation (5.1). 
     (5.1) 









































Figure 5.11: Comparison between measured pull-in voltages (VPI) of 3, 5 
µm (width) curved beam with various radius versus analytical model. 
Absolute error 1 – 3 V measured from 15 devices of the same dimension. 
5.3.2 Contact resistance 
As the curved beam pulled in by the gate to contact the source, drain-source 
current (IDS) flows due to a constant DC bias applied between the two. The 
amount of current flow depends on the contact resistance. In this testing set up, 
current compliance is set to the maximum so that the current flow is 
uncontrolled. Drain-source current (IDS) is measured and the measurement is 
shown in Figure 5.12. Upon contact, IDS is restricted immediately and rises 
gradually. This current flow is represented by the slope right after the near 
infinite abrupt current rise, showing the resistance of the contact. The contact 
resistance is predominantly determined by the contact asperity and area of 
contact. Depending on surface condition, the real contact area to apparent 
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 3m analytical model
 5m analytical model
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contact ratio can be unpredictable due to some uncertain factors such 
operating condition, temperature effect and material property variation.  In 
the curved beam Si to Si contact resistance measurement, the extracted 
resistance is approximately 10 - 100 kΩ, depending on the operating condition 
and environment temperature. Using Figure 5.12, after pull-in, drain source 
current will come to a region where the amount of current rises gradually with 
gate voltage. From this current rise, the contact resistance can be extracted. 
Since the drain source voltage is 2 V, the contact resistance upon contact can 
be estimated to be 37 kΩ. As gate voltage continues to sweeps, higher 
electrostatic force imposes more contact area, leading to current rise, this in 
turns lower the contact resistance. The extracted resistance before the gate 
sweeps back to 0 V is 20 kΩ. .Meanwhile, it is important to show that the 
switch is still able to pull-out after making contact. As gate voltage sweeps 
back to zero, the electrostatic forces decreases, thus the beam is restored to the 
initial position when the spring restoration force is larger than the electrostatic 
force. In some cases, pull-out cannot be obtained when the switch’s contact is 
fused after pull-in. This is caused by micro-welding, as a result of Joule’s 




Figure 5.12: Pull-in and pull-out characteristics of a 5 µm × 95 µm curved 
beam switch showing a contact resistance measurement without current 
compliance. 
5.3.3 Curved beam structure robustness against secondary pull-in 
High overdriving voltage can impose large contact force to the switch’s 
contacts. Such electrostatic pull-in generates an exponential force over small 
gate voltage increment and may result in mechanical degradation at the 
contact surface, causing early fatality in switching. However, the relatively 
tough hardness of Si material (Mohs hardness: 7) attributed to the mechanical 
durability in Si-to-Si MEMS switch. In the curved beam contact switch, there 
is no obvious adverse effect using large gate over drive voltage such as shown 
in Figure 5.13. As pull-out is still obtainable as the spring restoration force 
overcomes the electrostatic and adhesion force. Note that the beam does not 
collapse and contact with gate despite high gate voltage is applied, as gate 








































current, IG remains low throughout the voltage sweep. This is due to the 
curved beam design which naturally turns into arch-like structure that is 
extremely resilient to secondary gate pull-in, thus allowing robust gate voltage 
control.  
 
Figure 5.13: Pull-in and pull-out characteristics of a 5 µm × 95 µm device 
with voltage over drive from 0 to 100V. Gate current (IG) remain low at 
pA level during the sweep. 
Figure 5.14 shows the stress testing of the curved beam by overdriving gate 
voltage (VG) well beyond the pull-in voltage (VPI) of two respective devices. 
While abrupt switching characteristics of drain-source current (IDS) equivalent 
to current on-off ratio (Ion/Ioff) of 10
7
 is observed, the gate current (IG) 
remains low in pA range throughout the voltage sweep from 10 V to 50 V as 
shown in Figure 5.14(a) for 5 µm × 95 µm radius curved beam. The pull-in 
voltage of this device is 24.5 V. Even higher driving voltage is tested as shown 















































0 V – 100 V for a 5 µm × 115 µm radius curved beam with a lower pull-in 
voltage of 15.5 V. 100 V is the maximum voltage setting of the semiconductor 
analyzer.  
 
Figure 5.14: High voltage breakdown endurance. (a) VPI at 24.5 V of 5 µm 
× 95 µm radius beam, VG until 50 V (b) VPI at 15.5 V of 5 µm × 115 µm 
radius beam, VG until 100 V. 
 




































































The robustness in voltage over drive is also reported using an inclined curved 
electrode with rotation around small hinges. Such hinge placement imposes 
higher flexibility in horizontal x-direction and may cause breakdown earlier 
than a perfect circular beam [194]. There is also a probability that the switch 
could become stuck with no pull-out detected after a very high gate voltage 
overdrive. 
5.3.4 Switching speed 
The switching speed of the curved beam switch is extracted through ultra-fast 
I-V pulse monitoring unit using Keithley SCS-4200 semiconductor analyzer. 
A fast pulse of 27 V, 100 ns rise/fall time with a 50 µs pulse width is applied 
on the gate bias voltage (VG) to turn on switch while another pulse with lower 
voltage, 2.5 V, same rise/fall time with larger pulse width of 60 µs is applied to 
the source (VS). VS has larger pulse width so that the source voltage 
encompasses the entire gate voltage pulse, which enables the measurement of 
entire switch on and switch off in the curved beam. Both the source-drain 
current (IDS) and gate current (IG) are monitored during the pulses. Figure 5.15 
shows the real time on-off switching delay of 5 µm × 75 µm radius and 5 µm × 
95 µm radius curved switch respectively. Under vacuum encapsulation, 
squeeze film damping is considered insignificant in switching delay. The 
on-off delay of the beam is due to charging, inertia, switch bounce, and finally, 
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surface adhesion. The calculated spring constant KC of the 5 µm × 75 µm 
radius and the 5 µm × 95 µm radius curved beams are 58.7 N/m and 39.8 N/m 
respectively. Between these two examples, a faster switching speed is detected 
in a shorter curved beam due to higher spring constant, which is consistent 
with a standard resonant model [195]. Note that there is a few µs delay switch 
off in the 5 µm × 95 µm beam. This is probably the delay when the beam 
breaks the contact, which is held by surface adhesion, surface charges and 
micro-welding. 
 
Figure 5.15: Ultra high speed pulse I-V measurement for switching delay. 
(a) 5 µm × 75 µm radius switch (b) 5 µm × 95 µm radius switch.  





































































































































5.3.5 Operation range from – 60 °C to 400 °C 
The device’s operation range is investigated from -60 °C to 300 °C. This is the 
setting limit of temperature controller. However, the 400 °C operation is 
verified during pull-in voltage variation testing and lifetime reliability using 
the testing set up shown in section 5.1. This study is performed by testing the 
device in a vacuum probe station (Cascade Microtech PMV200) with a 
temperature controlled stage. Convective heat loss from the device is 
considered negligible under the vacuum condition of the test. 
5.3.5.1 Pull-in voltage drift  
The thermal effect on the pull-in voltage of the curved beam is related to the 
thermal expansion of the device material. The reason of the effect is no other 
than the temperature dependency of Young’s modulus in Si material. The 
material property modifies the mechanical stiffness of the curved beam of the 
three-terminal switch, resulting changes to the pull-in voltage required to 
produce beam’s instability for critical deflection. The spring constant of the 
curved beam (kc) is part of the key temperature dependent parameters 
following the equation (5.2) 
         
        (5.2) 
Where T is the setting temperature, α’ is the thermal coefficient expansion and 
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β’ is Young’s modulus temperature coefficient of Si respectively. By 
simplifying equation (4.7) and (5.2), yields a temperature dependent pull-in 
voltage model as shown below (5.3) 
    
√  
  





      
 √           
 (5.3) 
Where kc is the spring constant of the curved beam, d is the separation gap 
between the gate and the drain, ε is the relative permittivity of vacuum, A is the 
effective capacitive area between gate and drain, T is the setting temperature, 
α’ is the thermal coefficient expansion and β’ is Young’s modulus temperature 
coefficient of Si respectively. In this fabrication, the curved beam is pure 
single crystal Si, which is the device layer of the SOI wafer. Considering 
thermal coefficient expansion of Si (α’) = 3 × 10-6/K and Young’s modulus 
coefficient, β’ = -60 × 10-6/K [196, 197]. The pull-in voltage has a tendency 
towards decrement due to negative thermal coefficient expansion of Young’s 
modulus. However, the difference between measured and computed values 
could be attributed to the uncertainties in the exact values of the thermal 
expansion and Young’s modulus thermal coefficients. The pull-in voltage of 
the curved beam device against different temperature step is measured to 
verify its temperature dependency. Figure 5.16 and Figure 5.17 shows the 
pull-in voltage variation with increase temperature step of a 5 μm × 150 μm 
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and a 5 μm × 95 μm radius curved beam respectively. Overall the measured 
pull-in voltage is agreeable with the negative coefficient of Young’s modulus 
of Si. The extracted VPI drift are 1.36 mV/K and 1.04 mV/K.  
 
Figure 5.16: I-V measurement of a 5 μm × 150 μm radius curved beam 
switch. (a) Pull-in and pull-out characteristics from room temperature to 
400 °C. (b) Linear fit of the extracted pull-in voltage yields a VPI drift of 
1.04mV/K. 


























































Figure 5.17: I-V measurement of a 5 μm × 95 μm radius curved beam 
switch. (a) Pull-in and pull-out characteristics from room temperature to 
400 °C. (b) Linear fit of the extracted pull-in voltage yields a VPI drift of 
1.36mV/K. 
5.3.5.2 Contact resistance drift  
First, the curved beam switch’s contact resistances are measured from -60 °C 
to 300 °C. The gate voltage, VG is swept from 0 to 20 V, while the drain-source 
voltage, VDS is set to 2.5 V. As the curved beam (source) pulled in to the drain 
terminal, the drain-source current IDS rise is detected and measured. The 





























Pull-in voltage, Vpi, (V)
(a)
(b)


























measurement results at different temperature settings are shown in Figure 
5.18(a). In contrast to the result from Figure 5.10, the pull-in voltage varies 
slightly with increasing temperature. This is due to thermal expansion and the 
dependency of the Young’s Modulus of Si to temperature [196, 197]. In this 
experiment, the current limit is set to a maximum of 1A, so that the contact 
resistance can be determined by the linear current rise after the abrupt jump in 
drain-source current, IDS. The contact resistance decreases linearly as the 
drain-source current, IDS increases from -60 °C to 300 °C. As shown in Figure 
5.18(b), the fitted mean variation in contact resistance from -60 °C to 300 °C is 
approximately -200 Ω/K. The decrease in contact resistance may arise from 
contact area increases with temperature, due to decreases in the modulus of 
silicon at elevated temperatures [198, 199]. As a result, larger drain-source 
current, IDS can flow through the contact, therefore reducing the resistance. 
This combination of effects may also leads to faster surface degradation due to 
increased Joule heating and additional material softening. Under these 
circumstances, there could be an adverse effect of increased probability of 
micro-welding at the contact interface, especially at higher temperature. This 
hypothesis is consistent with the observation of increased hysteresis width 
between pull-in and pull-out voltages, as the pull-out voltage gradually 
decreases with each higher temperature step. While the electrical conductivity 
and beam stiffness are largely unaffected by temperature, changes in the 
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hysteresis width may indicate growth in contact area, and higher contact 
adhesion force. This hypothesis is also supported by the observation that the 
“on voltage” remains constant while the “off voltage” is reduced as the 
number of cycle increases. 
 
Figure 5.18: Contact resistance of a 5 × 127 μm curved beam from -60 °C 
to 300 °C. (a.) Multiple pull-in IDS - VG at different temperatures. (b.) 
Extracted contact resistance drift (35 measurements) of -196Ω/K. 





































































5.3.6 Reliability of switch versus temperature 
A real time measurement was performed using two different test states in the 
semiconductor analyzer. The first state turns on the device by setting gate 
voltage above the pull-in voltage by 1 V to ensure that the switch turns on. The 
second state resets the device by setting the gate voltage to zero bias, turning 
the switch off. Finally both states can be looped to a desired number of cycles. 
One cycle consists both on and off test states. Three parameters, the currents 
(IDS, IG) and the bias voltage (VG) were recorded. The source bias (VS) is set to 
a low voltage of 2.5 V, to provide current signal flow from source to drain. 
The current compliance of IDS is set to 5 nA, in order to protect the contact 
from excessive joule heating due to high current. The on-off cycling 
conditions are illustrated in Table 5.1. 









On-cycle ≥ VPI + 1  2.5  compliance = 5  
Off-cycle 0 2.5  compliance = 5  
Despite the simple settings, the operational characteristics of the 
semiconductor analyzer induce delays of a few seconds between loops. Hence 
measurement of 10
5
 cycles consumes approximately 100 hours to complete. 
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Every on-off cycle records 10 samples within sampling interval period of 400 
mSec, which translates to 2.5 Hz, which is still far away from the simulated 
resonant frequency of 111 kHz. Assuming ~25 µs switching delay, the contact 
and hold time for each cycle is approximately 200mSec. This results in a total 
contact time of approximately 5.5 hours under ambient temperature condition 
for 10
5
 cycles for these tests. Note that all switching cycles were performed 
under hot switching contact mode, where source signal is biased at 2.5 V (5 
nA compliance) during the on-off cycles.  
5.3.6.1 At room temperature 
Figure 5.19(a) shows the real time measurement of multiple cycles of a 5 µm × 
95 µm radius beam. During on-state, source-drain current (IDS) flow as the 
curved switch is turned on by gate voltage (VG), which is set 1 V higher than 
the pull-in voltage (VPI). More details are shown in Figure 5.19(b). During 
off-state, IDS drops to near zero almost immediately when gate voltage is 
turned off. It is also important to verify that both on and off gate current 
remain low in pA range. Overall, the behavior is similar to an ideal 




Figure 5.19: Real time measurement set-up for on-off cycling test up to 
10
5
 cycles under ambient condition of 5 µm × 95 µm radius beam. (a)  
Real time measurement of multiple cycles. (b) zoom-in of one cycle. 
The lifetime of MEMS switches depends on the operating environment. Poor 
reliability and failure can be caused by factors such as humidity, heat, pressure 
and stiction. In this work, reliability results of a MEMS switch operating in 
high temperature environment is demonstrated. One million or 10
6
 room 
temperature cycles are performed with each cycle measured. The I-V 
characteristics of both drain-source current (IDS) and gate current (IG) during 
each on and off cycle can be obtained. Data extracted from the measured I-V 





























































































































characteristics of every cycle is shown in Figure 5.20. In one cycle, the 
drain-source current, (IDS) reaches 5 nA current compliance limit in the 
on-state. In the off-state, the leakage current between the drain-source and the 
gate-source contacts is in the pA range. During experiments up to 10
6
 cycles, 
there is some gradual increase in the leakage current between the open 
drain-source and gate-source contact.  This source could include leakage 
between the electrodes on the surface of the chip, internal leakage due to wear 
at the contacts.  
 
Figure 5.20: I-V characteristics for 10
6
 cycles under ambient condition. 
(a) On-off drain source current (IDS) with respect to every cycle. (b) 
On-off gate current (IG) with respect to every cycle. 
































































































5.3.6.2 At higher temperature up to 400 °C 
A 5 µm × 95 µm radius device is verified to work at least for 10
4
 cycles at an 
elevated temperature of 300 °C. The measured result is comparable to the 
initial cycling condition of cycling results at room temperature. A 5 µA 
current with a large voltage bias is set across source and drain. As the switch 
turns on, this current flow through the source-drain terminal and the voltage 
will adjust itself to maintain maximum current of 5 µA. This voltage bias is 
measured by the source monitoring unit and the contact resistance can be 
directly extracted. The current compliance setting is important in this 
experiment as too high current may cause excessive joule heating and the 
switch may fail. Figure 5.21 shows the measured contact resistance during the 
cycling of this device. The contact resistance remains at an average value of  
~28 kΩ throughout these tests. The large deviation in the contact resistance is 
a result of the contact asperity modification after every on-off cycle. Note that 
when device is turned off, the measured contact resistance of 1 MΩ represents 
saturation in the measurement. The actual open circuit resistance is known to 
be in hundreds of gigaohms. This confirms that the switch remains functional 
up to 10,000 cycles, even when operated at 300 °C. Despite the high deviation 
in on-resistance, it is still possible to differentiate between on and off state of 
the device. However, high deviation in on-resistance may disrupt readout and 




Figure 5.21: Contact resistance versus no. of cycles under 300 °C elevated 
temperature. (Inset) Zoom in on the contact resistance during on cycle. 
Further testing has to be systematically performed to better analyse the 
reliability of the vacuum encapsulated curved beam switch. With the testing 
temperature further elevated to 400 °C. The experiment is repeated with the 
drain-source current, IDS current limited to 0.5 µA in order to improve the 
device’s lifetime in higher temperature, instead of a maximum current of 5 
μA. In this test, the opportunity for Joule heating is further reduced and the 
surface degradation at the contact should be slowed, hence achieving higher 
reliability. Using this current-limited configuration, it is observed that the 
lifetime of the contact switch can be extended to over 10
6
 cycles at 400 °C. 
This result is shown in Figure 5.22(a). Due to the current compliance, now the 
contact resistance has been increased to 4 MΩ while the open resistance is 
depending on the noise level measurement of the analyzer, somewhere in 
between 5 to 9 GΩ. Figure 5.22(b) shows the zoom-in of seven on-off cycles 




















































observed as a function of the gate voltage. An inverter function is 
demonstrated here: As gate turns on the curved beam switch, the resistance 
drops as current flows through the beam. The reverse happens when the gate 
turns off and the beam returns to its initial position. Although the current is 
limited to 0.5 μA, three orders improvement in the stability of the on/off 
voltage ratio is still obtainable. 
 
Figure 5.22: (a) One million cycles at 400 °C verified with IDS current 
limited to 0.5 μA in log scale. (b) Zoomed-in of device showing seven 
repeated on-off cycle with respect to gate voltage. 










































































No. of cycles (10
5
)
On  : 4MΩ
Off : 5-9 GΩ
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Joule heating phenomenon is often associated with temperature increase near 
the contact interface. The phenomenon is further understood and will be 
presented in next chapter. With the understanding of Joule heating, effective 
drain-source current compliance is implemented to increase the lifetime of the 
curved beam switches operating at higher temperature.  
 
Figure 5.23: Reliability statistics of twenty-five devices with maximum 
current flow (1A). By limiting the current to 0.5 µA (highlighted), the 
reliability is enhanced – a lifetime of one million cycles is achieved at 300 
°C and 400 °C. 
Lastly, multiple devices are tested and the statistical results are shown in 
Figure 5.23. A total of twenty five devices named D1 - D25 are tested at room 
temperature, 100 °C, 200 °C, 300 °C and 400 °C with five devices per 
temperature. These devices are tested at maximum drain-source current, IDS 
(1A) except for the device (D27 - D29) highlighted with a dotted line which 
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are tested with 0.5 μA current compliance setting. The lifetime of these 
Si-to-Si switches decreases with higher temperature as expected. The lifetime 
drops drastically above 200 °C and beyond that, the switch fails after just a 
few thousand cycles or less at 300 °C and 400 °C under maximum 
drain-source current flow. However, by limiting the current to 0.5 µA, device 
D27 – D29 can be cycled for at least 106 cycles at high temperatures of 300 °C 
and 400 °C without failure, as shown by the highlighted measurement. With 
this result, it shows that the reliability of ultra-clean Si-to-Si switches can be 
enhanced by limiting the current flowing between the contacts. This result also 
indicates that, in some way, the probability of the defective occurrence may be 
reduced due to the limited drain-source current, IDS. In general, the 
measurement shows that the switch lifetime is highly dependent on the 
surrounding temperature, drain-source voltage, VDS and prolonged lifetime at 
high temperature can be achieved by limiting drain-source current, IDS. With 
the above results, the vacuum encapsulated curved beam switch is considered 





5.3.7 Reliability of curved beam switch under high acceleration 
The vacuum encapsulated curved beam switch’s operation is further 
investigated by subjecting the device under high acceleration. This is done by 
performing a standard MEMS accelerometer testing on the device. I-V 
characteristics of the curved beam switch is measured at different acceleration 
while the frequency of the acceleration is fixed. First the z-axis acceleration is 
applied to the curved beam switch, the position of the device is shown in 
Figure 5.24. The device is placed flat on the shaker, thus the acceleration is 
also considered out-of-plane of the device. The curved beam switch is wire 
bonded so that electrical connection can be conveniently connected using a 
bread board. The I-V characteristics of a 3 μm × 80 μm radius curved beam 
switch is measured and the result is shown in Figure 5.25. The pull-in voltage 
of this device is approximately 22 V. The pull-in characteristics of the switch 
is unaffected by the out-of-plane acceleration from 1 g to 10 g @ 2kHz in 





Figure 5.24: Operation under acceleration shock test with device placed 
flat on the shaker. The direction of acceleration is along the z-axis, as 
represented by the red dash arrow. The electrical connection for gate, 
drain and source is connected to the semiconductor analyser. 
Next, y-axis acceleration is applied to the device by placing it upright on the 
shaker. This is shown in Figure 5.26. In principal, y-axis acceleration is the 
worst case acceleration to the curved beam switch as the movement of the 
beam is along the axis of acceleration. The measured I-V characteristic is 













Figure 5.25: I-V characteristics of a 3 μm × 80 μm radius curved beam 
device under z-axis acceleration. (a) Consistent pull-in voltage of 
approximately 22 V at incremental acceleration from 1 g to 10 g @ 2kHz. 
(b) Zoom-in of the pull-in voltage. 
In contrast to the z-axis measurement, the pull-in voltage now drifts with 
acceleration. The zoom-in of the pull-in voltage drift is shown in Figure 
5.27(a). This phenomenon had been explained by other group that reports on 
pull-in based MEMS inclinometers [200]. The frequency at resonance of the 
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curved beam changes while under the effect of an external force. In this case, 
the initial gap between the curved beam and gate varies according to the 
applied acceleration, thus affecting VPI. The curved beam itself acted like a 
proof mass like a MEMS accelerometer, causing the voltage to drift with the 
applied acceleration.   
 
Figure 5.26: Operation under acceleration shock test with device placed 
in upright position on the shaker. The direction of acceleration is along 
the y-axis, as represented by the red dash arrow. The electrical 
connection for gate, drain and source is connected to the semiconductor 
analyzer. 
DUT placed in 












Figure 5.27: I-V characteristics of a 3 μm × 80 μm radius curved beam 
device under y-axis acceleration (a) Pull-in voltage decreases with 
increases of acceleration from 1 g to 10 g @ 2 kHz. (b) Zoom-in of the 
pull-in voltage. 
Lastly, the device is tested under acceleration in x-axis. The test setup is 
shown in Figure 5.28. Similar to the y-axis result, the x-axis data is shown in 
Figure 5.29. The device data agrees with the data from y-data. Since the 
curved beam is a symmetrical beam with perfect 180° arch. The x-axis and 




Figure 5.28: Operation under acceleration shock test with device placed 
in upright position on the shaker. The direction of acceleration is along 
the x-axis, as represented by the red dash arrow. The electrical 
connection for gate, drain and source is connected to the semiconductor 
analyzer. 
The measurement result is summarized in Figure 5.30. The switch is 
unaffected in z-axis acceleration and -40 mV/g drift in VPI from 1-10 g is 
extracted for y-axis acceleration. This drift is similar to the result of x-axis 
measurement. The observed voltage drift is related to the displacement of the 
beam due to force exerted by the acceleration. Although the obtained result 
shows negative voltage coefficient to acceleration, there is a possibility of 
positive voltage coefficient as the displacement of the beam is bi-directional. 
DUT placed in upright 










Figure 5.29: I-V characteristics of a 3 μm × 80 μm radius curved beam 
device under x-axis acceleration (a) Pull-in voltage decreases with 
increases of acceleration from 1 g to 10 g. (b) Zoom-in of the pull-in 
voltage. 
As the beam acts as a mass, the beam tends to oscillates with the acceleration, 
resulting in variation of pull-in voltage. Despite voltage drift, the curved beam 
switch is verified to operate < 10 g. The measurement of switch operation in 




Figure 5.30: Pull-in voltage (VPI) stability with respect to acceleration at 
z-axis and y-axis. VPI drift in y-axis acceleration of -40 mV/g is extracted 
from curve fitting using measurement result while no drift is observed in 
z-axis acceleration. 
5.4 Conclusion 
In summary, an encapsulated curved beam silicon switching device is 
designed, fabricated and characterized. Experiment show that the curved 
beam has potential for mitigation of secondary pull-in, as no breakdown is 
observed at gate voltage (VG) sweeps from 0 – 100V, thus enabling a robust 
threshold voltage in switch operation.  Micro-second switching delays are 











































measured, showing fast switching of 13 µs from off to on, and immediate 
switch off. In reliability study and harsh environmental test, the 
temperature-dependent behavior of a curved beam Si to Si contact switch, 
sealed in an ultra-clean environment is thoroughly investigated. The switch is 
known to work under room temperature for at least 10
7
 cycles. Measurement 
is done and analysis is shown to explain the temperature dependency of the 
contact resistance and the potential difference across the contact, drain-source 
voltage. In order to prevent excessive Joule heating, limiting the drain-source 
current, IDS current is shown to prolong the lifetime of such switches at high 
temperature. With the understanding of Joule heating, at least 10
6
 cycles of 
operation has been successfully verified at 300 °C and 400 °C. Meanwhile, the 
operation of the curved beam switch is confirmed uninterrupted under high 
acceleration shock test of 10g@2kHz, which depicts that the curved beam 
switch is reliable under high acceleration. Such experiment measurement is 
reported for the first time for N/MEMS switches. This measurement is 
important for device operating under high acceleration, i.e.: miniaturized 
satellite, rocket launch. The high reliability could be valuable for harsh 




CHAPTER 6: Failure Mechanism and Analysis 
6.1 Joule heating phenomenon at contact interface 
To further understand the failure mechanisms of the Si-to-Si contact interface, 
post-test analyses as well as additional experiments are carried out. The aim of 
this investigation is to find out the physical degradation and contributing 
factors that cause failure in Si-to-Si contact switch. This work is also 
important to other similar works as N/MEMS switches relies on mechanical 
contact. 
6.1.1 Failure in N/MEMS Si-to-Si switch 
In the reliability test experiments, the drain-source voltage, VDS is set to 2 V, 
the drain-source current, IDS is limited to 1 A (maximum current compliance), 
and continuous on-off cycling of the switch is explored at a high temperature 
of 300 °C. In this experiment, the switch operated up to 47 thousands cycles 
before failure as shown in Figure 6.1(a). A zoom-in of the plot in Figure 6.1(b) 
shows that the switch failed to disconnect during the off cycle. The experiment 
is repeated with a similar device at 400 °C. This time, the lifetime of the 
switch is even lower, merely 923 cycles are achieved. The result is shown in 
Figure 6.2. This failure mode indicates that the beam is permanently in contact 
with drain. It is also note that, in these high-temperature Si-to-Si contact tests, 
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the contact resistance rises gradually with number of cycles and then, this 
resistance falls and gradually rise intermittently, which could arise from 
contact modification and roughening of the contact surface.  
 
Figure 6.1: Contact resistance versus number of cycles at 300 °C with 
maximum current compliance (1 A) (a) Approximately 47 thousand 
cycles achieved for Si-to-Si switch encapsulated in vacuum. (b) Zoom-in 
to the last few cycles showing that device fail. 
































































































Figure 6.2: Contact resistance versus number of cycles at 400 °C with 
maximum current compliance (1 A) (a) Merely 923 cycles achieved for 
Si-to-Si switch encapsulated in vacuum. (b) Zoomed-in view of device 
that failed abruptly at 923 cycles. 
In order to investigate the physical activity of the Si-to-Si contact switches 
sealed with the epitaxy poly-silicon encapsulation process, a focused ion beam 
is used to mill through the cap and device layer to a depth of nearly 100 µm, 
and cross-section scanning electron microscopy is used to inspect the 
interfaces in search for the failure mechanism. The SEM inspection is shown 





































































































in Figure 6.3. From the SEM, it is shown that the contact point is 
micro-welded to one of the terminal. It is known that excessive Joule heating 
in N/MEMS switches can cause catastrophic failure. Hence the temperature 
near the contact interface has to be lower than the melting temperature of the 
material to ensure longer operating lifetime.   
 
Figure 6.3: Focus ion beam milling reveals cross-sectional view of a failed 
















6.1.2 Contact temperature 
The role of temperature at the contact is further investigated since excessive 
Joule heating can cause catastrophic failure. To study the temperature at 
contact, the drain-source current (IDS) change, is measured with respect to 
different drain-source voltage (VDS). The increase in current flow due to higher 
drain-source voltage can be leveraged to find out the maximum current the 
device can withstand. To do this, the gate voltage sweep experiment is 
repeated with drain-source voltage, VDS steps at 0.5 V until device failure is 
observed. This experiment is done in room temperature hence any temperature 
dependent parameter is due to the temperature change near the contact of the 
Si-to-Si switch. The drain-source current, IDS measurements at different VDS 
are shown in Figure 6.4(a). Increasing the drain-source voltage, VDS leads to 
higher drain-source current, IDS through the contact, resulting in increased 
heating and lower contact resistance. The amount of current flow is much 
higher compared to that caused by elevated temperature. At VDS of 4.5 V, the 
drain and source are permanently fused in contact and no pull-out voltage is 
observed. The extracted contact resistance decreases exponentially with 
respect to the drain-source voltage, as shown in Figure 6.4(b). These results 
show a more severe effect compared to measurements of contact resistance 
change as a function of the operating temperature of the device. The decrease 
in contact resistance with increases in drain-source voltage (VDS) is also a 
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result of Si softening at higher temperature, which induces larger contact area 
and higher flow of current, which is similar to the effect of increasing 
temperature. However, in these tests, the effect may be more severe as the 
drain-source current flow, IDS is constricted through A-spots. These “A-spots” 
are modeled as tiny contact areas on the surfaces between a pair of solid 
electrodes through which almost all of the electric current flows. The current 
density flowing through these A-spots can be a few orders higher than the 
average current density between contacts [201, 202]. Additional heating, 
softening and localized micro-welding may arise as a result of higher 
temperature near the contact [203]. The result shows that the drain-source 
voltage, VDS is a greater factor than ambient temperature increment, probably 
because the local temperature increases are more important than the 




Figure 6.4: Dependency of the contact resistance on VDS bias from 0.5 V 
to 4.5 V (a) IDS - VG at different VDS where device failed at VDS = 4.5V. (b) 
Contact resistance (45 measurements) and calculated contact 
temperature versus drain source voltage, RC - VDS. 
The temperature near the contact due to Joule heating can be approximated 
using the Williamson-Bowden Model as shown in equation (6.1) [204]. 
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Where U is the potential difference between the contact points, λ is the thermal 
conductivity of Si, ρ is the resistivity of the isotropic material and TΘ is the 
maximum temperature due to Joule heating between contacts. The maximum 
Si-to-Si contact temperature versus potential difference is plotted in Figure 
6.4(b).  At drain-source voltage, VDS = 4.5 V, the maximum temperature 
predicted in this model is almost 1100 °C. Although this temperature is lower 
than the melting temperature of Si at 1414 °C, it is believed that the actual 
temperature at some portions of the contact region may not be accurately 
modeled because of the complexity of the contact. The actual temperature of 
the A-spots could be higher than predicted in this model, which would cause 
more severe micro-welding. This condition could be enhanced by the fact that 
the heavily doped Si has lower melting temperatures by 150 K [205]. Note that 





. At least ten devices were tested and all devices show the 
same failure at drain-source voltage, VDS between 4 to 5 V. By understanding 
the temperature near the contact interface, the reliability of the device can be 
improved by limiting the current that flows through the contact. In this way, 
the contact degradation is lowered by reducing undesired excessive Joule 
heating. Figure 6.5(a) shows sweeps of the gate voltage with drain-source 
current, IDS, limited to 0.5 µA. The drain-source voltage is increased in 1 V 
steps until the device fails. We show that a higher drain-source voltage, VDS, of 
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up to 7 V can be attained before the device fails, which is 3 V more than the in 
our previous section. After drain-source current, IDS reaches current limit, the 
drain-source voltage, VDS remain constant through the sweep until pull-out 
happens (VDS = IDS × contact resistance).  
 
Figure 6.5: (a.) IDS - VG at different VDS with IDS limited to 0.5 µA. The 
device fails to pull out at VDS = 8 V. (b.) The hysteresis gap increases as 
drain-source voltage increases.  









































































In other mean, the actual drain-source voltage at the contact is lower than the 
setting drain-source voltage. The hysteresis width ΔV is shown in Figure 
6.5(b). As the drain-source voltage increases, the width between pull-in and 
pull-out voltage widens. The increase in the hysteresis width shows that a 
larger adhesion force is present. The switch fails when it does not pull out even 
when the gate voltage is zero. Here, the largest hysteresis gap of 14.1 V is 
achieved at 7 V before the device fails at 8 V.  This result also indicates that 
contact defects caused by Joule heating such as micro-welding and material 
transfer can be reduced significantly by limiting the drain-source current. 
6.1.3 Failure mechanism 
Contact degradation has been explained by other researchers as shown in 
Figure 6.6. In which contact material transfer and contact damage can lead to 
permanent bridging at the contact interface [162, 164]. In the Si-to-Si contact 
reliability experiment, the surface of the contact is modified through repetitive 
on and off cycling. During the contact and separation process, the damage 
incurred starts to accumulate and eventually leads to failure. Some of the 
failure mechanism includes material transfer, contact damage, delamination 





Figure 6.6: Failure mechanisms of contact switches. Repeated push and 
pull by turning on and off electrostatic force can results in four major 
mechanics of contact degradation. 
From the reliability testing of 25 devices, it is shown that the lifetime shortens 
as the temperature increases. All the failed devices experience the same 
catastrophic phenomenon as shown in Fig. 6.1 and Fig. 6.2, where the device 
failed to disconnect and is permanently turned on. As hardness of silicon 
decreases at elevated temperature, higher contact area is expected [198, 199]. 
As a result, larger drain-source current can flow through the contact, therefore 
reducing the resistance. This leads to hot switching surface degradation in 
conjunction with the potential applied between the contacts. At higher 
temperature, hot switching regularly leads to large amount of material transfer 





Figure 6.7: Focus ion beam milling reveals cross-sectional view of a failed 
device after ~5 million cycling test. 
Figure 6.7 shows one of the device’s contact area failures after five million 
cycles. It is observed that contact roughening and bridging is formed on the 
contact surface. It is well understood that these defects may eventually lead to 
catastrophic failure in the device. Since the device is vacuum encapsulated, and 
all the native oxide is removed before the encapsulation, oxidation is deemed 
negligible. The permanent fuse between the source and the drain terminal 
shown in Figure 6.3 agrees with the measurement result in Fig. 6.1 and Fig. 6.2. 
The FIB/SEM is labelled with the terminals so it is clearer that the localized 









In conclusion, the failure mechanisms of a Si-to-Si switch is analyzed and 
presented. The observed failure from the previous chapter is investigated and 
reveals that contact degradation in N/MEMS switch is an important 
consideration for reliability. Analysis of the contact degradation is reinforced 
by the physical inspection using SEM and FIB cross-section. From the 
inspection, some of the major failure at contacts involves various mechanical 
wear and surface degradation mechanisms. This includes contact damages, 
material transfers and bridge formation. The inspection results in coincides 
with the breakdown in switch reliability testing. Step-by-step experiment 
shows that the contact temperature is affected by both ambient temperature 
and the drain-source voltage. By effectively limiting the drain-source current, 
Joule heating at the temperature can be controlled and higher reliability can be 
obtained. Table 6.1 summarizes three groups that have conducted N/MEMS 
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CHAPTER 7: CONCLUSIONS AND FUTURE 
WORK 
7.1 Conclusions on current work 
In the first part of the thesis, a lateral high aspect ratio NEMS SiNF 
non-volatile memory is fabricated with CMOS processes. This device is 
systematically characterized and the device demonstrates bi-stability and 
therefore operates as a NVM. The SiNF is favorable due to its small 
dimension and may possibly enable high density application in future. The 
nano-size SiNF has an estimated scalable density of 390kBits/mm
2
. Hot 
switching of this device is performed and low voltage drift of 24 mV/K is 
possible in higher temperature environment. However, the device is not 
encapsulated and the reliability testing at high temperature is not satisfactory. 
Consequently, vacuum encapsulation packaging using Epi-seal process is 
performed to encapsulate a curved beam logic device in the latter part is 
presented. The encapsulated curved beam silicon switching device is designed, 
fabricated and characterized. Both simulation and experiment show that the 
curved beam has potential for mitigation of secondary pull-in, thus enabling a 
robust threshold voltage in switch operation. Micro-second switching delays 
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are measured, showing fast switching of 13 µs from off to on, and immediate 
switch off. Meanwhile, reliability of such vacuum encapsulated switch is 
demonstrated with measurements that shows the device contact resistance 
dependence with temperature and the potential difference across the contact, 
drain-source voltage (VDS). In order to prevent excessive Joule heating, 
limiting the drain-source current, IDS current is shown to prolong the lifetime 
of such switches at high temperature. At least 10
6
 operation cycles fewer than 
300 °C and 400 °C have been successfully demonstrated. Extra miles are 
achieved as the curved beam switch is verified to work under acceleration 
from 1 to 10 g @ 2 kHz. In the last part, the failure mechanisms and failure 
analysis is performed to further explain the temperature near contact. This 
temperature is also associated with the current that flows through the contact. 
The result is consistent with the physical inspection of the contact area. In 
summary, N/MEMS switch in this thesis has demonstrated exceptional 
operation in high temperature and resistant to acceleration. The high reliability 
could be valuable for harsh environment electronics such as automotive, 
aerospace and down-hole applications. Despite these features, more work 
need to be done in order to take the research to next level.  
Through different devices’ examples, Si-to-Si contacts seem to be a good 
candidate for MEMS switching device. This interface has demonstrated both 
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non-volatile memory and logic computation application. Repeatable operation 
in high temperature environment such as 300°C and 400 °C has been 
demonstrated in vacuum encapsulated Si-to-Si MEMS switch where such 
temperature is usually devastating to the current state-of-art CMOS devices. 
To lower the resistivity and amplify the range of usage, the production and 
design of such device requires development in the field of thin film coatings. 
Metallic layer such as titanium nitride (TiN), Ruthenium (Ru) and 
Molybdenum (Mo) is deemed to be a good add-on to the contact area to 
enhance the reliability of the device. Even after that, good vacuum 
encapsulation with non-oxidizing content is necessary to prolong the lifetime 
of MEMS switch, as well as providing a pristine environment for the switch to 
operate in harsh environment. From the previous experimental measurement 
and results, although a bi-stable switch is realized, the Si based NEMS switch 
is not suitable for rugged electronics as the reliability is poor. Due to the 
nano-scale dimension of the switch, report suggests that high current density, 
hot switching and high impact velocity may cause switch micro-welding, 
fracture, contact surface degradation and oxidation will eventually lead to 
failure [32, 162, 166, 168, 206, 207]. Under these circumstances, material 
selection is a crucial element to reduce contact resistance, increase heat 
conduction and be able to withstand contact degradation due to force. In terms 
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of design consideration, contact area of the switch should be optimized to 
prevent stiction and the device should operate in low voltage region such as < 
5 V. 
7.2 Recommendations for future work 
7.3 Refractory metal as possible higher reliable material 
Among all metal elements, refractory metal are known for their extraordinary 
resistant to heat and wear. So when metal contacts are considered, naturally 
possible refractory metals such as Mo, Ti, Ru, are considered.  
7.3.1 Material selection 
Instead of silicon, refractory metal – Molybdenum (Mo) is a good choice due 
to its exceptional property in conductance, hardness and melting temperature 
[208, 209]. Table 7.1 shows the material property of different material taken 
into consideration. Among the material, tungsten, W, has the highest melting 
point, but this material oxides easily under room condition and hence it is a 
challenge to be used. The next highest melting point for metal is Molybdenum, 
Mo, with melting temperature of 2623 °C [210], which is far superior to Si. 
Moreover, it has very low resistivity which suggests that the contact resistance 
is lower compared to Si. 
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Ag 83 2.5 1.6 961 
Al 70 3 2.8 660 
Au 78 2.5 2.2 1064 
Cu 120 3 1.7 1084 
Pt 184 3.5 10.5 1768 
Rh 256 6 4.3 1964 
Ru 292 6.5 7.1 2334 
Ti 110 6 42 1668 
W 405 7.5 5.3 3422 
Mo 329 5.5 5.34 2623 








A preliminary simulation of thermal contact temperature is performed in 
ANSYS to verify the maximum temperature of the contact between Si and 
Mo. Figure 7.1 shows the 3D model simulation. A sweeping voltage is passed 
through a cantilever where the tip of the cantilever is referred as the contact 
and where the maximum temperature will occur. Bottom Mo layer is added to 




Figure 7.1: Modeling of joule heating of contact resistor using ANSYS 
Figure 7.2 and Figure 7.3 shows the simulation results of Si based contact and 
Mo based contact respectively. From the results, it is obvious that Mo is far 
more superior contact element than Si. The maximum temperature of Si is 
more than 2000K while the maximum temperature of Mo is only 
approximately about 415K. Under this condition, Mo stands a better chance to 
withstand the Joule heating during switching while Si based switch is easily 
liable to fail due to micro-welding or fusing. The ANSYS code for this 





Figure 7.2: Max temperature of contact tips versus sweeping voltage of Si 
based contact. 
 
Figure 7.3: Max temperature of contact tips versus sweeping voltage of 




7.3.2 A vacuum encapsulated Mo curved beam switch 
With the above discussion, Mo is a good candidate to be implemented in 
N/MEMS switch. However, the process flow is entirely different and new 
challenges expected before demonstrable devices can be fabricated. 
7.3.3 Fabrication process flow 
 
Figure 7.4: Process flow of a vacuum encapsulated Mo based switch. (a) 
Define SiO2 molding. (b) Mo deposition. (c) Define SiO2 masking. (d) 
CMP isolation. (e) Deposit sacrificial SiO2 (f) AlN capping layer with 












Figure 7.4(a)-(h) shows the proposed process flow of the three-terminal Mo 
based N/MEMS switch. Starting from a thick oxide on bulk Si substrate, the 
Mo beam and terminal structures are partially etched into the oxide layer. This 
partial etched oxide layer serves as a mould for the beam and the terminals as 
the next Mo deposition will conform to the topography of the etched surface. 
Subsequently, Mo followed by a thick of SiO2 is deposited. The SiO2 layer 
will serves as a mask to isolate the Mo terminal. To do this, the Mo has to be 
exposed. So a CMP is performed to reveal the Mo and a RIE Mo etch is done 
to isolate the Mo layer into source, drain and gate. To encapsulate the device, 
sacrificial oxide housing is deposited and pattern right on top of the actuation 
area. This is followed by AlN housing with small release holes defined. The 
release hole are defined with CD < 1.5 μm to allow VHF to etch and release 
the Mo beam inside the housing. After that the release holes are sealed with 
another layer of thick oxide. Lastly, to contact the terminals, via opening 
through the thick oxide and Al metallization is done to provide metallised 





7.3.4 Fabrication results 
Preliminary fabrication results of the encapsulated Mo based N/MEMS switch 
is shown in Figure 7.5. Overall the encapsulation is a success but the device is 
not able to function well due to intrinsic leakage in the substrate. The source of 
leakage is believed to be a contamination problem due to pollution in 
deionised water. 
 
Figure 7.5: Preliminary fabrication outcome of the proposed process 
flow. (a) Vacuum encapsulation performed on Mo switch. (b) Structure 
before encapsulation showing terminals and curved beam. 
7.3.5 Towards high density all mechanical logic computation 
In the attempt on creating high density logic array, four Mo based N/MEMS 
switches are distributed into an array and vacuum encapsulated. Figure 7.6(a) 
shows the preliminary fabrication result of a switch array comprised of four 












Figure 7.6: (a) Array of four Mo switches with encapsulation.  (b) FIB 
cross-section of encapsulation showing four nano-size Mo beams. (c) 
Zoom in detail of one switch. 
The switches are encapsulated in vacuum using thin film layers. An FIB 
cross-section shown in Figure 7.6(b) shows that the encapsulation is a success. 
The zoom-in details of one device is shown in Figure 7.6(c). The nano-size 
Mo beam adjacent to the gate terminal is shown to be fully released. This 
preliminary fabrication result shows possible high density implementation 
using N/MEMS switch. This result is encouraging and suggests that more 










[1] M. A. Mooney, Bryan Walter, and Christian Frenzel. , "Real-Time 
Tunnel Boring Machine Monitoring: A State of the Art Review," in 
North American Tunneling 2012 Proceedings 2012, p. 71. 
[2] A. Shanahan, "Cutter Instrumentation System for Tunnel Boring 
Machines," in North American Tunneling 2010 Proceedings (2010), 
2010, p. 110. 
[3] J. D. Anderson, P. A. Laing, E. L. Lau, A. S. Liu, M. M. Nieto, and S. 
G. Turyshev, "Study of the anomalous acceleration of Pioneer 10 and 
11," Physical Review D, vol. 65, p. 082004, 2002. 
[4] T. G. Brown, "Harsh military environments and 
microelectromechanical (MEMS) devices," in Sensors, 2003. 
Proceedings of IEEE, 2003, pp. 753-760. 
[5] T. G. Brown, B. Davis, D. Hepner, J. Faust, C. Myers, C. Muller, et al., 
"Strap-down microelectromechanical (MEMS) sensors for high-g 
munition applications," Magnetics, IEEE Transactions on, vol. 37, pp. 
336-342, 2001. 
[6] D. M. F. P. L. Ilreike, D. E3. King, D. C. Sprauer, and T. E. Zipperian, 
"An Overview of High-Temperature Electronic Device Technologies 
and Potential Applications," IEEETransactions On Components. 
Packaging, And Manufacturing Technology-Part A, vol. 17, pp. 594 - 
609, 1994. 
[7] D. Wolpert and P. Ampadu, "Temperature Effects in 
Semiconductors," pp. 15-33, 2012. 
[8] F. S. Shoucair, and J. M. Early., "High-temperature diffusion 
leakage-current-dependent MOSFET small-signal conductance " 
IEEE Transactions on Electron Devices, vol. 31, pp. 1866-1872., 
1984. 
[9] P. Francis, Akira Terao, Bernard Gentinne, Denis Flandre, and J-P. 
Colinge, "SOI technology for high-temperature applications " in 
International Electron Devices Meeting, 1992, pp. 353 - 356. 
[10] M. Geis, D. Rathman, D. Ehrlich, R. Murphy, and W. Lindley, 
"High-temperature point-contact transistors and Schottky diodes 
formed on synthetic boron-doped diamond," Electron Device Letters, 
IEEE, vol. 8, pp. 341-343, 1987. 
[11] G. S. Gildenblat, S. Grot, C. Hatfield, and A. Badzian, 
"High-temperature thin-film diamond field-effect transistor fabricated 
195 
 
using a selective growth method," Electron Device Letters, IEEE, vol. 
12, pp. 37-39, 1991. 
[12] M. Willander, Milan Friesel, Qamar-ul Wahab, and Boris Straumal, 
"Silicon carbide and diamond for high temperature device 
applications," Journal of Materials Science: Materials in Electronics 
vol. 17, pp. 1 - 25, 2006. 
[13] U. K. Mishra, Primit Parikh, and Yi-Feng Wu, " AlGaN/GaN 
HEMTs-an overview of device operation and applications," in IEEE 
PROCEEDINGS, 2002, pp. 1022-1031. 
[14] B. Lu, E. L. Piner, and T. Palacios, "Breakdown mechanism in 
AlGaN/GaN HEMTs on Si substrate," pp. 193-194, 2010. 
[15] S. Yoshida and J. Suzuki, "High-temperature reliability of GaN metal 
semiconductor field-effect transistor and bipolar junction transistor," 
Journal of applied physics, vol. 85, pp. 7931-7934, 1999. 
[16] A. Hefner, S.-H. Ryu, B. Hull, D. Berning, C. Hood, J. M. 
Ortiz-Rodriguez, et al., "Recent advances in high-voltage, 
high-frequency silicon-carbide power devices," in Industry 
Applications Conference, 2006. 41st IAS Annual Meeting. Conference 
Record of the 2006 IEEE, 2006, pp. 330-337. 
[17] B. Callanan. (2011) Application considerations for silicon carbide 
MOSFETs  91-80.  
[18] W. Xiang and C. Lee, "Nanoelectromechanical torsion switch of low 
operation voltage for nonvolatile memory application," Applied 
Physics Letters, vol. 96, p. 193113, 2010. 
[19] C. H. Chung, R.-P. Ma, Y.-C. Shieh, and W. Hsu, "A robust micro 
mechanical-latch shock switch with low contact resistance," in 2011 
16th International Solid-State Sensors, Actuators and Microsystems 
Conference, ed: IEEE, 2011, pp. 1046-1051. 
[20] H. Kam, T.-j. K. Liu, and E. Alon, "Design Requirements for Steeply 
Switching Logic Devices," IEEE Transactions on Electron Devices, 
vol. 59, pp. 326-334, 2011. 
[21] M.-w. Kim, Y.-h. Song, and J.-b. Yoon, "Fast and robust cantilever 
switch with suppressed bouncing for ic applications," in 2011 IEEE 
24th International Conference on Micro Electro Mechanical Systems, 
ed: IEEE, 2011, pp. 1229-1232. 
[22] E. J. Ng, T. Myint, N. Shen, J. B. W. Soon, V. Pott, V. X. H. Leong, et 
al., "High density vertical silicon NEM switches with 
CMOS-compatible fabrication," Electronics Letters, vol. 47, pp. 
759-760, 2011. 
[23] T. Tsukamoto, M. Esashi, and S. Tanaka, "A micro thermal switch 
with a stiffness-enhanced thermal isolation structure," Journal of 
196 
 
Micromechanics and Microengineering, vol. 21, p. 104008, 2011. 
[24] D. Grogg, Y. Pu, A. Knoll, U. Duerig, U. Drechsler, C. Hagleitner, et 
al., "NEM switch technologies for low-power logic applications," in 
2012 IEEE Sensors, ed: IEEE, 2012, pp. 1-3. 
[25] P. Li, Z. You, and T. Cui, "Graphene cantilever beams for nano 
switches," Applied Physics Letters, vol. 101, p. 093111, 2012. 
[26] T.-J. K. Liu, L. Hutin, I.-R. Chen, R. Nathanael, Y. Chen, M. Spencer, 
et al., "Recent progress and challenges for relay logic switch 
technology," 2012 Symposium on VLSI Technology (VLSIT), pp. 43-44, 
2012. 
[27] O. Y. Loh and H. D. Espinosa, "Nanoelectromechanical contact 
switches," Nature Nanotechnology, vol. 7, pp. 283-295, 2012. 
[28] D. A. Czaplewski, C. D. Nordquist, G. A. Patrizi, G. M. Kraus, and W. 
D. Cowan, "RF MEMS Switches With RuO-Au Contacts Cycled to 10 
Billion Cycles," Journal of Microelectromechanical Systems, vol. 22, 
pp. 655-661, 2013. 
[29] H. Fariborzi, F. Chen, and R. Nathanael, "Relays do not leak: CMOS 
does," in 50th IEEE  Design Automation Conference (DAC), 2013, pp. 
4-7. 
[30] T. He, R. Yang, S. Rajgopal, S. Bhunia, M. Mehregany, and P. X.-L. 
Feng, "Dual-gate silicon carbide (SiC) lateral nanoelectromechanical 
switches," in The 8th Annual IEEE International Conference on 
Nano/Micro Engineered and Molecular Systems, ed: IEEE, 2013, pp. 
554-557. 
[31] T. He, R. Yang, S. Rajgopal, M. A. Tupta, S. Bhunia, M. Mehregany, 
et al., "Robust silicon carbide (SiC) nanoelectromechanical switches 
with long cycles in ambient and high temperature conditions," in 2013 
IEEE 26th International Conference on Micro Electro Mechanical 
Systems (MEMS), ed: IEEE, 2013, pp. 516-519. 
[32] R. P. Hennessy, A. Basu, G. G. Adams, and N. E. McGruer, 
"Hot-switched lifetime and damage characteristics of MEMS switch 
contacts," Journal of Micromechanics and Microengineering, vol. 23, 
p. 055003, 2013. 
[33] T. J. Wagner and D. Vella, "Switch on, switch off: stiction in 
nanoelectromechanical switches," Nanotechnology, vol. 24, p. 275501, 
Jul 12 2013. 
[34] Y. Qian, B. W. Soon, P. Singh, H. Campanella, and C. Lee, "All metal 
nanoelectromechanical switch working at 300 [degree]C for rugged 
electronics applications," Nanoscale, vol. 6, pp. 5606-5611, 2014. 
[35] M. Liao, S. Hishita, E. Watanabe, S. Koizumi, and Y. Koide, 
"Suspended Single-Crystal Diamond Nanowires for 
197 
 
High-Performance Nanoelectromechanical Switches," Advanced 
Materials, vol. 22, pp. 5393-5397, 2010. 
[36] M. Liao, Z. Rong, S. Hishita, M. Imura, S. Koizumi, and Y. Koide, 
"Nanoelectromechanical switch fabricated from single crystal 
diamond: Experiments and modeling," Diamond and Related 
Materials, vol. 24, pp. 69-73, 2012. 
[37] C. A. Zorman and R. J. Parro, "Micro‐ and nanomechanical structures 
for silicon carbide MEMS and NEMS," physica status solidi (b), vol. 
245, pp. 1404-1424, 2008. 
[38] T.-H. Lee, K. M. Speer, X. A. Fu, S. Bhunia, and M. Mehregany, 
"Polycrystalline silicon carbide NEMS for high-temperature logic," in 
TRANSDUCERS 2009 - 2009 International Solid-State Sensors, 
Actuators and Microsystems Conference, ed: IEEE, 2009, pp. 
900-903. 
[39] T. H. Lee, S. Bhunia, and M. Mehregany, "Electromechanical 
computing at 500 degrees C with silicon carbide," Science, vol. 329, 
pp. 1316-8, Sep 10 2010. 
[40] M. Mehregany and T.-H. Lee, "Silicon carbide NEMS logic for 
high-temperature applications," Nanotechnology, vol. 7679, pp. 
76791J-76791J-8, 2010. 
[41] F. Chen, M. Spencer, R. Nathanael, C. Wang, H. Fariborzi, A. Gupta, 
et al., "Demonstration of integrated micro-electro-mechanical switch 
circuits for VLSI applications," 2010 IEEE International Solid-State 
Circuits Conference - (ISSCC), pp. 150-151, 2010. 
[42] H. Fariborzi, M. Spencer, V. Karkare, J. Jeon, R. Nathanael, F. Chen, 
et al., "Analysis and demonstration of MEM-relay power gating," in 
IEEE Custom Integrated Circuits Conference 2010 vol. 1, ed: IEEE, 
2010, pp. 1-4. 
[43] J. Jeon, L. Hutin, R. Jevtic, N. Liu, Y. Chen, R. Nathanael, et al., 
"Multiple-Input Relay Design for More Compact Implementation of 
Digital Logic Circuits," IEEE Electron Device Letters, vol. 33, pp. 
281-283, 2012. 
[44] W. Y. Choi, H. Kam, D. Lee, J. Lai, and T.-j. K. Liu, "Compact 
Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D 
Integration," in 2007 IEEE International Electron Devices Meeting, ed: 
IEEE, 2007, pp. 603-606. 
[45] F. Chen, H. Kam, D. Markovic, T.-j. K. Liu, V. Stojanovic, and E. 
Alon, "Integrated circuit design with NEM relays," in 2008 
IEEE/ACM International Conference on Computer-Aided Design, ed: 
IEEE, 2008, pp. 750-757. 
[46] H. Kam, V. Pott, and R. Nathanael, "Design and reliability of a 
198 
 
micro-relay technology for zero-standby-power digital logic 
applications," in 2009 IEEE International Electron Devices Meeting 
(IEDM), ed: IEEE, 2009, pp. 1-4. 
[47] J. Jeon, V. Pott, H. Kam, R. Nathanael, E. Alon, and T.-J. King Liu, 
"Seesaw Relay Logic and Memory Circuits," Journal of 
Microelectromechanical Systems, vol. 19, pp. 1012-1014, 2010. 
[48] V. Pott, H. Kam, R. Nathanael, J. Jeon, E. Alon, and T.-J. King Liu, 
"Mechanical Computing Redux: Relays for Integrated Circuit 
Applications," Proceedings of the IEEE, vol. 98, pp. 2076-2094, 2010. 
[49] S. Majumder, N. E. McGruer, G. G. Adams, A. Zavracky, P. M. 
Zavracky, R. H. Morrison, et al., "Study of contacts in an 
electrostatically actuated microswitch," in Electrical Contacts - 1998. 
Proceedings of the Forty-Fourth IEEE Holm Conference on Electrical 
Contacts (Cat. No.98CB36238), ed: IEEE, 1998, pp. 127-132. 
[50] S. Ertl, M. Adamschik, P. Schmid, P. Gluche, A. Flöter, and E. Kohn, 
"Surface micromachined diamond microswitch," Diamond and 
Related Materials, vol. 9, pp. 970-974, 2000. 
[51] J. H. Lang and M. A. Schmidt, "An electrostatically-actuated MEMS 
switch for power applications," in Proceedings IEEE Thirteenth 
Annual International Conference on Micro Electro Mechanical 
Systems (Cat. No.00CH36308), ed: IEEE, 2000, pp. 633-638. 
[52] R. A. Coutu, P. E. Kladitis, K. D. Leedy, and R. L. Crane, "Selecting 
metal alloy electric contact materials for MEMS switches," Journal of 
Micromechanics and Microengineering, vol. 14, pp. 1157-1164, 2004. 
[53] J.-O. Lee, M.-W. Kim, S.-D. Ko, H.-O. Kang, W.-H. Bae, M.-H. Kang, 
et al., "3-Terminal Nanoelectromechanical Switching Device in 
Insulating Liquid Media for Low Voltage Operation and Reliability 
Improvement," 2009 IEEE International Electron Devices Meeting 
(IEDM), pp. 1-4, 2009. 
[54] K. Amponsah, N. Yoshimizu, S. Ardanuc, and A. Lal, "Near-kT 
switching-energy lateral NEMS switch," in 2010 IEEE 5th 
International Conference on Nano/Micro Engineered and Molecular 
Systems, ed: IEEE, 2010, pp. 985-988. 
[55] X. Geng, P. Patel, and D. D. Meng, "A self-adaptive thermal switch 
array to stabilize the temperature of MEMS devices," in 2010 IEEE 
23rd International Conference on Micro Electro Mechanical Systems 
(MEMS), ed: IEEE, 2010, pp. 148-151. 
[56] M. M. Hussain and J. Song, "Contact materials for nanowire devices 
and nanoelectromechanical switches," MRS Bulletin, vol. 36, pp. 
106-111, 2011. 
[57] P. Li, Z. You, and T. Cui, "Molybdenum disulfide dc contact MEMS 
199 
 
shunt switch," Journal of Micromechanics and Microengineering, vol. 
23, p. 045026, 2013. 
[58] A. Mayet, C. Smith, and M. M. Hussain, "Amorphous metal based 
nanoelectromechanical switch," in 2013 Saudi International 
Electronics, Communications and Photonics Conference, ed: IEEE, 
2013, pp. 1-5. 
[59] B. W. Soon, E. J. Ng, V. A. Hong, Y. Yang, C. H. Ahn, Y. Qian, et al., 
"Fabrication and Characterization of a Vacuum Encapsulated Curved 
Beam Switch for Harsh Environment Application," 
Microelectromechanical Systems, Journal of, vol. PP, pp. 1-1, 2014. 
[60] Z. Chen, L. Tong, Z. Wu, and Z. Liu, "Fabrication of 
electromechanical switch using interconnected single-walled carbon 
nanotubes," Applied Physics Letters, vol. 92, p. 103116, 2008. 
[61] K. Akarvardar and H.-S. P. Wong, "Ultralow Voltage Crossbar 
Nonvolatile Memory Based on Energy-Reversible NEM Switches," 
IEEE Electron Device Letters, vol. 30, pp. 626-628, 2009. 
[62] K. Akarvardar and H.-S. P. Wong, "Analog Nanoelectromechanical 
Relay With Tunable Transconductance," IEEE Electron Device 
Letters, vol. 30, pp. 1143-1145, 2009. 
[63] S. Chong, K. Akarvardar, R. Parsa, J.-B. Yoon, R. T. Howe, S. Mitra, 
et al., "Nanoelectromechanical (NEM) relays integrated with CMOS 
SRAM for improved stability and low leakage," Proceedings of the 
2009 International Conference on Computer-Aided Design - ICCAD 
'09, p. 478, 2009. 
[64] D. Lee, W. S. Lee, S. Mitra, R. T. Howe, and H.-S. P. Wong, 
"Four-mask process based on spacer technology for scaled-down 
lateral NEM electrostatic actuators," 2010 International Conference 
on Optical MEMS and Nanophotonics, pp. 35-36, 2010. 
[65] D. Lee, W. S. Lee, J. Provine, J.-O. Lee, J.-B. Yoon, R. T. Howe, et al., 
"Titanium nitride sidewall stringer process for lateral 
nanoelectromechanical relays," in 2010 IEEE 23rd International 
Conference on Micro Electro Mechanical Systems (MEMS) vol. 2, ed: 
IEEE, 2010, pp. 456-459. 
[66] S. Chong, K. B. Parizi, J. Provine, S. Mitra, R. T. Howe, and H.-S. P. 
Wong, "Integration of nanoelectromechanical (NEM) relays with 
silicon CMOS with functional CMOS-NEM circuit," in 2011 
International Electron Devices Meeting, ed: IEEE, 2011, pp. 
30.5.1-30.5.4. 
[67] W. S. Lee, S. Chong, R. Parsa, J. Provine, D. Lee, S. Mitra, et al., 
"Dual sidewall lateral nanoelectromechanical relays with beam 
isolation," 2011 16th International Solid-State Sensors, Actuators and 
200 
 
Microsystems Conference, pp. 2606-2609, 2011. 
[68] R. Parsa, M. Shavezipur, W. S. Lee, S. Chong, D. Lee, H.-S. P. Wong, 
et al., "Nanoelectromechanical relays with decoupled electrode and 
suspension," in 2011 IEEE 24th International Conference on Micro 
Electro Mechanical Systems, ed: IEEE, 2011, pp. 1361-1364. 
[69] S. Chong, B. Lee, S. Mitra, R. T. Howe, and H.-S. P. Wong, 
"Integration of Nanoelectromechanical Relays With Silicon nMOS," 
IEEE Transactions on Electron Devices, vol. 59, pp. 255-258, 2012. 
[70] Y. Fu, M. K. Ghantasala, E. Harvey, and L. Qin, "Design and 
fabrication of a hybrid actuator," Smart Materials and Structures, vol. 
14, pp. 488-495, 2005. 
[71] H. F. Dadgour and K. Banerjee, "Design and analysis of hybrid 
NEMS-CMOS circuits for ultra low-power applications," Proceedings 
of the 44th annual conference on Design automation - DAC '07, p. 306, 
2007. 
[72] H. F. Dadgour and K. Banerjee, "Hybrid NEMS–CMOS integrated 
circuits: a novel strategy for energy-efficient designs," IET Computers 
& Digital Techniques, vol. 3, p. 593, 2009. 
[73] V. K. Sirigir, K. Alzoubi, D. G. Saab, F. Kocan, and M. Tabib-Azar, 
"Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA," pp. 
368-373, 2010. 
[74] S. Manohar, R. Venkatasubramanian, and P. T. Balsara, "Hybrid 
NEMS-CMOS DC-DC Converter for Improved Area and Power 
Efficiency," VLSI Design (VLSID), 2012 25th International 
Conference on, pp. 221-226, 2012. 
[75] C. Chen, H.-S. P. Wong, S. Mitra, R. Parsa, N. Patil, S. Chong, et al., 
"Efficient FPGAs using nanoelectromechanical relays," in 
Proceedings of the 18th annual ACM/SIGDA international symposium 
on Field programmable gate arrays - FPGA '10, ed. New York, New 
York, USA: ACM Press, 2010, p. 273. 
[76] S. Lee, J. Provine, S. Chong, R. Parsa, R. T. Howe, H.-S. P. Wong, et 
al., "Nano-Electro-Mechanical (NEM) relays and their application to 
FPGA routing," in 17th Asia and South Pacific Design Automation 
Conference, ed: IEEE, 2012, pp. 639-639. 
[77] W. S. Lee, R. Parsa, S. Chong, J. Provine, J. Watt, R. T. Howe, et al., 
"Nano-Electro-Mechanical relays for FPGA routing: Experimental 
demonstration and a design technique," 2012 Design, Automation & 
Test in Europe Conference & Exhibition (DATE), pp. 1361-1366, 
2012. 
[78] R. K. Kirschman, High temperature electronics: IEEE Press New 
York, NY, 1999. 
201 
 
[79] P. G. Neudeck, Robert S. Okojie, and Liang-Yu Chen, 
"High-temperature electronics-a role for wide bandgap 
semiconductors?," in Proceedings of the IEEE 2002, pp. 1065-1076. 
[80] J. W. Palmour, H. S. Kong, and R. F. Davis, "High-temperature 
depletion-mode metal-oxide-semiconductor field-effect transistors in 
beta-SiC thin films," Applied Physics Letters, vol. 51, p. 2028, 1987. 
[81] Q. Li, S.-M. Koo, M. D. Edelstein, J. S. Suehle, and C. A. Richter, 
"Silicon nanowire electromechanical switches for logic device 
application," Nanotechnology, vol. 18, p. 315202, 2007. 
[82] B. J. Baliga, Modern Power Devices Author/Publisher: Baliga, B. 
Jayant/Wiley, 1987. Title: Modern Power Devices Author/Publisher: 
Baliga, B. Jayant: Wiley, 1987, 1987. 
[83] S. M. Sze and K. K. Ng, Physics of semiconductor devices: John Wiley 
& Sons, 2006. 
[84] G. Neudeck, "The PN Junction Diode, Modular Series on Solid State 
Devices, Vol. II," ed: Addison-Wesley, 1983. 
[85] G. Tsutsui, M. Saitoh, and T. Hiramoto, "Experimental study on 
superior mobility in [110]-oriented UTB SOI pMOSFETs," Electron 
Device Letters, IEEE, vol. 26, pp. 836-838, 2005. 
[86] B. Ohme, and Thomas B. Lucking, "General Purpose 256KBit 
Non-volatile Memory for Operation to 250 C  " in Proceedings of the 
International High Temperature Electronics Conference,, 2008, pp. 
143-149. 
[87] B. W. Ohme, Bill J. Johnson, and Mark R. Larson. SOI CMOS for 
Extreme Temperature Applications [Online].  
[88] R. F. D. Lisa M. Porter, "A Critical Review of Ohmic and Rectifying 
Contacts for Silicon Carbide," Materials Science and Engineering B, 
vol. 34, pp. 83-105, 1995. 
[89] F. Medjdoub, J-F. Carlin, M. Gonschorek, E. Feltin, M. A. Py, D. 
Ducatteau, C. Gaquiere, N. Grandjean, and E. Kohn, "Can InAlN/GaN 
be an alternative to high power/high temperature AlGaN/GaN 
devices," in International Electron Devices Meeting, 2006, pp. 1-4. 
[90] O. Aktas, Z. F. Fan, S. N. Mohammad, A. E. Botchkarev, and H. 
Morko , "High temperature characteristics of AlGaN/GaN modulation 
doped field-effect transistors," Applied Physics Letters, vol. 69, p. 
3872, 1996. 
[91] N. Adachi, Yasunori Tateno, Shinya Mizuno, Akihiro Kawano, 
Junichiro Nikaido, and Seigo Sano, "High temperature operation of 
AlGaN/GaN HEMT," in IEEE MTT-S International Microwave 
Symposium Digest, 2005, pp. 507 - 510. 
[92] R. Gaska, Q. Chen, J. Yang, A. Osinsky, M. Asif Khan, and Michael S. 
202 
 
Shur "High-temperature performance of AlGaN/GaN HFETs on SiC 
substrates," IEEE Electron Device Letters vol. 10, pp. 492-494, 1997. 
[93] K. H. Fricke, Hans L.   Schutz, R.   Schweeger, G.   W rfl, J. ,  <New 
Technology Developments for III-V semi above 300C.pdf>," IEEE 
Electron Device Letters, vol. 10, pp. 577 - 579 1989. 
[94] J. W. Palmour, H. S. Kong, and R. F. Davis, "Characterization of 
device parameters in high-temperature metal-oxide-semiconductor 
field-effect transistors in β-SiC thin films," Journal of Applied Physics, 
vol. 64, p. 2168, 1988. 
[95] J. B. Casady, J. D. Cressler, W. C. Dillard, R. W. Johnson, A. K. 
Agarwal, and R. R. Siergiej, "Direct current characterization of 
depletion-mode 6H  SiC MOSFETs from 294 to 723 K," Solid-State 
Electronics 777-784., vol. 39, pp. 777-784, 1996. 
[96] V. E. Chelnokov, and A. L. Syrkin "High temperature electronics 
using SiC: actual situation and unsolved problems," Materials Science 
and Engineering: B vol. 46, pp. 248-253, 1997. 
[97] Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, "Control of threshold 
voltage of AlGaN/GaN HEMTs by fluoride-based plasma treatment: 
From depletion mode to enhancement mode," Electron Devices, IEEE 
Transactions on, vol. 53, pp. 2207-2215, 2006. 
[98] Y. Cai, Z. Cheng, Z. Yang, C. W. Tang, K. M. Lau, and K. J. Chen, 
"High-temperature operation of AlGaN/GaN HEMTs direct-coupled 
FET logic (DCFL) integrated circuits," Electron Device Letters, IEEE, 
vol. 28, pp. 328-331, 2007. 
[99] Y. Cai, Z. Cheng, W. C. W. Tang, K. J. Chen, and K. M. Lau, 
"Monolithic integration of enhancement-and depletion-mode 
AlGaN/GaN HEMTs for GaN digital integrated circuits," in Electron 
Devices Meeting, 2005. IEDM Technical Digest. IEEE International, 
2005, pp. 4 pp.-774. 
[100] R. J. Callanan, Anant Agarwal, Al Burk, Mrinal Das, Brett Hull, 
Fatima Husna, Adrian Powell, Jim Richmond, Sei-Hyung Ryu, and 
Qingchun Zhang, "Recent progress in SiC DMOSFETs and JBS 
diodes at Cree " presented at the IEEE Industrial Electronics Annual 
Conference 2008. 
[101] J. Casady, A. Agarwal, S. Seshadri, R. Siergiej, L. Rowland, M. 
MacMillan, et al., "4H-SiC power devices for use in power electronic 
motor control," Solid-State Electronics, vol. 42, pp. 2165-2176, 1998. 
[102] P. Soukiassian, F. Semond, L. Douillard, A. Mayne, G. Dujardin, L. 
Pizzagalli, et al., "Direct observation of a β-SiC (100)-c (4× 2) surface 
reconstruction," Physical review letters, vol. 78, p. 907, 1997. 
[103] S. Nishino, H. Suhara, H. Ono, and H. Matsunami, "Epitaxial growth 
203 
 
and electric characteristics of cubic SiC on silicon," Journal of applied 
physics, vol. 61, pp. 4889-4893, 1987. 
[104] S. Nakamura, "GaN growth using GaN buffer layer," Japanese 
Journal of Applied Physics, vol. 30, p. L1705, 1991. 
[105] S. Nikishin, N. Faleev, A. Zubrilov, V. Antipov, and H. Temkin, 
"Growth of AlGaN on Si (111) by gas source molecular beam 
epitaxy," Applied Physics Letters, vol. 76, pp. 3028-3030, 2000. 
[106] T. Moustakas, T. Lei, and R. Molnar, "Growth of GaN by 
ECR-assisted MBE," Physica B: Condensed Matter, vol. 185, pp. 
36-49, 1993. 
[107] J. Powell, D. Larkin, L. Matus, W. Choyke, J. Bradshaw, L. 
Henderson, et al., "Growth of high quality 6H‐SiC epitaxial films on 
vicinal (0001) 6H‐SiC wafers," Applied physics letters, vol. 56, pp. 
1442-1444, 1990. 
[108] E. Tarsa, B. Heying, X. Wu, P. Fini, S. DenBaars, and J. Speck, 
"Homoepitaxial growth of GaN under Ga-stable and N-stable 
conditions by plasma-assisted molecular beam epitaxy," Journal of 
applied physics, vol. 82, pp. 5472-5479, 1997. 
[109] H. Amano, N. Sawaki, I. Akasaki, and Y. Toyoda, "Metalorganic 
vapor phase epitaxial growth of a high quality GaN film using an AlN 
buffer layer," Applied Physics Letters, vol. 48, pp. 353-355, 1986. 
[110] S. Miyoshi, K. Onabe, N. Ohkouchi, H. Yaguchi, R. Ito, S. Fukatsu, et 
al., "MOVPE growth of cubic GaN on GaAs using 
dimethylhydrazine," Journal of crystal growth, vol. 124, pp. 439-442, 
1992. 
[111] S. Nakamura, Y. Harada, and M. Seno, "Novel metalorganic chemical 
vapor deposition system for GaN growth," Applied physics letters, vol. 
58, pp. 2021-2023, 1991. 
[112] P. G. Neudeck, "Progress in silicon carbide semiconductor electronics 
technology," Journal of Electronic Materials, vol. 24, pp. 283-288, 
1995. 
[113] R. Glass, D. Henshall, V. Tsvetkov, and C. Carter, "SiC-seeded crystal 
growth," MRS Bulletin, vol. 22, pp. 30-35, 1997. 
[114] J. Takahashi, N. Ohtani, and M. Kanaya,  Structural defects in α-SiC 
single crystals grown by the modified-Lely method," Journal of 
crystal growth, vol. 167, pp. 596-606, 1996. 
[115] R. Glass, L. Kjellberg, V. Tsvetkov, J. Sundgren, and E. Janzén, 
"Structural macro-defects in 6H-SiC wafers," Journal of crystal 
growth, vol. 132, pp. 504-512, 1993. 
[116] M. Dequesnes, S. V. Rotkin, and N. R. Aluru, "Calculation of pull-in 
voltages for carbon-nanotube-based nanoelectromechanical switches," 
204 
 
Nanotechnology, vol. 13, pp. 120-131, 2002. 
[117] J. P. Hollingsworth and P. R. Bandaru, "Carbon nanotube based 
nonvolatile memory," Applied Physics Letters, vol. 87, p. 233115, 
2005. 
[118] J. M. Kinaret, T. Nord, and S. Viefers, "A carbon-nanotube-based 
nanorelay," Applied Physics Letters, vol. 82, p. 1287, 2003. 
[119] M. Y. A. Yousif, P. Lundgren, F. Ghavanini, P. Enoksson, and S. 
Bengtsson, "CMOS considerations in nanoelectromechanical carbon 
nanotube-based switches," Nanotechnology, vol. 19, p. 285204, 2008. 
[120] S. N. Cha, J. E. Jang, Y. Choi, G. A. J. Amaratunga, D. J. Kang, D. G. 
Hasko, et al., "Fabrication of a nanoelectromechanical switch using a 
suspended carbon nanotube," Applied Physics Letters, vol. 86, p. 
083105, 2005. 
[121] M.-W. Jang, C.-L. Chen, W. E. Partlo, S. R. Patil, D. Lee, Z. Ye, et al., 
"A pure single-walled carbon nanotube thin film based three-terminal 
microelectromechanical switch," Applied Physics Letters, vol. 98, p. 
073502, 2011. 
[122] S. W. Lee, D. S. Lee, R. E. Morjan, S. H. Jhang, M. Sveningsson, O. A. 
Nerushev, et al., "A Three-Terminal Carbon Nanorelay," Nano Letters, 
vol. 4, pp. 2027-2030, 2004. 
[123] R. Meichun, J. Shen, and C. B. Wheeler, "Latching micromagnetic 
relays," Journal of Microelectromechanical Systems, vol. 10, pp. 
511-517, 2001. 
[124] M. Tang, E. Liao, K. C. Cheng, D. Lee, R. Kumar, Y. H. Lee, et al., "A 
Magnetostatic MEMS Switch Designed for Portable Applications," 
Journal of Microelectromechanical Systems, 2010. 
[125] J. S. Go, Y.-H. Cho, B. M. Kwak, and K. Park, "Snapping 
microswitches with adjustable acceleration threshold," Sensors and 
Actuators A: Physical, vol. 54, pp. 579-583, 1996. 
[126] Z. Y. Guo, Q. C. Zhao, L. T. Lin, H. T. Ding, X. S. Liu, J. Cui, et al., 
"An acceleration switch with a robust latching mechanism and 
cylindrical contacts," Journal of Micromechanics and 
Microengineering, vol. 20, p. 055006, Apr 23 2010. 
[127] E. R. Brown, "RF-MEMS switches for reconfigurable integrated 
circuits," IEEE Transactions on Microwave Theory and Techniques, 
vol. 46, pp. 1868-1880, 1998. 
[128] S. P. Pacheco, L. P. Katehi, and C.-C. Nguyen, "Design of low 
actuation voltage RF MEMS switch," in 2000 IEEE MTT-S 
International Microwave Symposium Digest., 2000, pp. 165-168. 
[129] G. M. Rebeiz and J. B. Muldavin, "RF MEMS switches and switch 
circuits," IEEE Microwave Magazine, vol. 2, pp. 59-71, 2001. 
205 
 
[130] W. W. Jang, J. O. Lee, J.-B. Yoon, M.-S. Kim, J.-M. Lee, S.-M. Kim, 
et al., "Fabrication and characterization of a nanoelectromechanical 
switch with 15-nm-thick suspension air gap," Applied Physics Letters, 
vol. 92, p. 103110, 2008. 
[131] V. X. H. Leong, E. J. Ng, J. B. W. Soon, N. Singh, N. Shen, T. Myint, 
et al., "Vertical silicon nano-pillar for non-volatile memory," in 
Solid-State Sensors, Actuators and Microsystems Conference 
(TRANSDUCERS), 2011 16th International, 2011, pp. 649-652. 
[132] V. Pott, M. Spencer, T.-J. K. Liu, E. Alon, F. Chen, C. C. Wang, et al., 
"Demonstration of Integrated Micro-Electro-Mechanical Relay 
Circuits for VLSI Applications," IEEE Journal of Solid-State Circuits, 
2011. 
[133] Y. Qian, L. Lou, M. Julius Tsai, and C. Lee, "A dual-silicon-nanowires 
based U-shape nanoelectromechanical switch with low pull-in 
voltage," Applied Physics Letters, vol. 100, p. 113102, 2012. 
[134] J. B. Casady, and R. Wayne Johnson "Status of silicon carbide (SiC) as 
a wide-bandgap semiconductor for high-temperature applications: A 
review  " Solid-State Electronics 39,, vol. 10, pp. 1409-1422., 1996. 
[135] E. Taciroglu and C. W. Liu, "Analysis and design of multimodal 
piezoelectric layered tubular sensors and actuators," Smart Materials 
and Structures, vol. 14, pp. 605-614, 2005. 
[136] G. Y. Zhou and Q. Wang, "Design of a smart piezoelectric actuator 
based on a magnetorheological elastomer," Smart Materials and 
Structures, vol. 14, pp. 504-510, 2005. 
[137] S. C. Jun, X. M. H. Huang, M. Manolidis, C. A. Zorman, M. 
Mehregany, and J. Hone, "Electrothermal tuning of Al–SiC 
nanomechanical resonators," Nanotechnology, vol. 17, pp. 1506-1511, 
2006. 
[138] M. Cueff, E. Defay, P. Rey, G. Le Rhun, F. Perruchot, C. Ferrandon, et 
al., "A fully packaged piezoelectric switch with lowvoltage actuation 
and electrostatic hold," in 2010 IEEE 23rd International Conference 
on Micro Electro Mechanical Systems (MEMS), ed: IEEE, 2010, pp. 
212-215. 
[139] I.-j. Cho, T. Song, S.-h. Baek, and E. Yoon, "A Low-Voltage and 
Low-Power RF MEMS Series and Shunt Switches Actuated by 
Combination of Electromagnetic and Electrostatic Forces," 
Symposium A Quarterly Journal In Modern Foreign Literatures, vol. 
53, pp. 2450-2457, 2005. 
[140] K. N. Andersen, D. H. Petersen, K. Carlson, K. Molhave, O. Sardan, A. 
Horsewell, et al., "Multimodal Electrothermal Silicon Microgrippers 
for Nanotube Manipulation," IEEE Transactions on Nanotechnology, 
206 
 
vol. 8, pp. 76-85, 2009. 
[141] N. Sinha, G. E. Wabiszewski, R. Mahameed, V. V. Felmetsger, S. M. 
Tanner, R. W. Carpick, et al., "Piezoelectric aluminum nitride 
nanoelectromechanical actuators," Applied Physics Letters, vol. 95, p. 
053106, 2009. 
[142] P. Muralt, R. G. Polcawich, and S. Trolier-McKinstry, "Piezoelectric 
Thin Films for Sensors, Actuators, and Energy Harvesting," MRS 
Bulletin, vol. 34, pp. 658-664, 2011. 
[143] S. Srinivasan, J. Hiller, B. Kabius, and O. Auciello, 
"Piezoelectric/ultrananocrystalline diamond heterostructures for 
high-performance multifunctional micro/nanoelectromechanical 
systems," Applied Physics Letters, vol. 90, p. 134101, 2007. 
[144] N. L. Privorotskaya, H. Zeng, J. A. Carlisle, R. Bashir, and W. P. King, 
"Piezoresistive Microcantilevers From Ultrananocrystalline 
Diamond," Journal of Microelectromechanical Systems, vol. 19, pp. 
1234-1242, 2010. 
[145] J. Cheng, J. Zhe, and X. Wu, "Analytical and finite element model 
pull-in study of rigid and deformable electrostatic microactuators," 
Journal of Micromechanics and Microengineering, vol. 14, pp. 57-68, 
2004. 
[146] J. H. Lang, A. H. Slocum, and A. C. Weber, "A bulk-micromachined 
bistable relay with U-shaped thermal actuators," Journal of 
Microelectromechanical Systems, vol. 14, pp. 1099-1109, 2005. 
[147] S. Chowdhury, "A comparison of pull-in voltage calculation methods 
for MEMS-based electrostatic actuator design," in Proceedings of the 
1st Conference on Sensing Technology, 2005, pp. 112-117. 
[148] E. Bonaccurso, F. Schönfeld, and H.-J. Butt, "Electrostatic forces 
acting on tip and cantilever in atomic force microscopy," Physical 
Review B, vol. 74, 2006. 
[149] A. Hirata, K. Machida, H. Kyuragi, and M. Maeda, "A electrostatic 
micromechanical switch for logic operation in multichip modules on 
Si," Sensors and Actuators A: Physical, vol. 80, pp. 119-125, 2000. 
[150] S. Majumder, N. E. McGruer, P. M. Zavracky, G. G. Adams, R. H. 
Morrison, and J. Krim, "Measurement and modelling of surface 
micromachined, electrostatically actuated microswitches," in 
Proceedings of International Solid State Sensors and Actuators 
Conference (Transducers '97) vol. 2, ed: IEEE, 1997, pp. 1145-1148. 
[151] S. Krylov, B. R. Ilic, D. Schreiber, S. Seretensky, and H. Craighead, 
"The pull-in behavior of electrostatically actuated bistable 
microstructures," Journal of Micromechanics and Microengineering, 
vol. 18, p. 055026, 2008. 
207 
 
[152] W. C. Chuang, H. L. Lee, P. Z. Chang, and Y. C. Hu, "Review on the 
modeling of electrostatic MEMS," Sensors (Basel), vol. 10, pp. 
6149-71, 2010. 
[153] J.-C. Chiou, L.-C. Chou, Y.-L. Lai, and S.-C. Huang, "Thermal switch 
and variable capacitance designed for micro electrostatic converter by 
using CMOS MEMS process," 2012 7th IEEE International 
Conference on Nano/Micro Engineered and Molecular Systems 
(NEMS), pp. 733-737, 2012. 
[154] C. Li and G. Weng, "Antiplane crack problem in functionally graded 
piezoelectric materials," Journal of Applied Mechanics, vol. 69, pp. 
481-488, 2002. 
[155] H. Nagata, M. Yoshida, Y. Makiuchi, and T. Takenaka, "Large 
piezoelectric constant and high curie temperature of lead-free 
piezoelectric ceramic ternary system based on bismuth sodium 
titanate-bismuth potassium titanate-barium titanate near the 
morphotropic phase boundary," Japanese journal of applied physics, 
vol. 42, p. 7401, 2003. 
[156] Q.-H. Qin and Q. Qin, Fracture mechanics of piezoelectric materials: 
WIT press Southampton, 2001. 
[157] T. Takenaka and H. Nagata, "Current status and prospects of lead-free 
piezoelectric ceramics," Journal of the European Ceramic Society, vol. 
25, pp. 2693-2700, 2005. 
[158] R. Nathanael, V. Pott, H. Kam, J. Jeon, and T.-J. K. Liu, "4-Terminal 
Relay Technology for Complementary Logic," 2009 IEEE 
International Electron Devices Meeting (IEDM), pp. 1-4, 2009. 
[159] T.-J. King Liu, J. Jeon, R. Nathanael, H. Kam, V. Pott, and E. Alon, 
"Prospects for MEM logic switch technology," in 2010 International 
Electron Devices Meeting, ed: IEEE, 2010, pp. 18.3.1-18.3.4. 
[160] S. W. Lee, S. J. Park, E. E. Campbell, and Y. W. Park, "A fast and 
low-power microelectromechanical system-based non-volatile 
memory device," Nature communications, vol. 2, p. 220, 2011. 
[161] Y. Chen, R. Nathanael, J. Jeon, J. Yaung, L. Hutin, and T.-j. K. Liu, 
"Characterization of Contact Resistance Stability in MEM Relays 
With Tungsten Electrodes," Journal of Microelectromechanical 
Systems, pp. 1-3, 2012. 
[162] Z. Yang, D. Lichtenwalner, A. Morris, J. Krim, and A. I. Kingon, 
"Contact degradation in hot/cold operation of direct contact 
micro-switches," Journal of Micromechanics and Microengineering, 
vol. 20, p. 105028, 2010. 
[163] D. Hyman and M. Mehregany, "Contact physics of gold microcontacts 
for MEMS switches," IEEE Transactions on Components and 
208 
 
Packaging Technologies, vol. 22, pp. 357-364, 1999. 
[164] T. Ishida, K. Kakushima, and H. Fujita, "Degradation Mechanisms of 
Contact Point During Switching Operation of MEMS Switch," 
Journal of Microelectromechanical Systems, vol. 22, pp. 828-834, 
2013. 
[165] L. Li, W. Song, G. Zhang, and D. Jia, "An electrical contact resistance 
model including roughness effect for a rough MEMS switch," Journal 
of Micromechanics and Microengineering, vol. 22, p. 115023, 2012. 
[166] A. Basu and R. Hennessy, "Leading and trailing edge hot switching 
damage in a metal contact RF MEMS switch," Solid-State Sensors, pp. 
514-517, 2013. 
[167] H. Lee, R. A. Coutu, S. Mall, and K. D. Leedy, "Characterization of 
metal and metal alloy films as contact materials in MEMS switches," 
Journal of Micromechanics and Microengineering, vol. 16, pp. 
557-563, 2006. 
[168] K. Chappanda and M. Tabib-Azar, "Conducting AFM studies of metal 
surface contact resistance for NEMS switches," in Sensors, 2011 IEEE, 
2011, pp. 1371-1373. 
[169] M. Uncuer and H. Koser, "Investigation of electroless Au/Cu for 
microswitches and its contact behavior," Journal of Micromechanics 
and Microengineering, vol. 22, p. 125024, 2012. 
[170] I. Chen, Y. Chen, and L. Hutin, "Stable ruthenium-contact relay 
technology for low-power logic," Solid-State Sensors, …, pp. 896-899, 
2013. 
[171] R. Parsa, W. S. Lee, M. Shavezipur, J. Provine, R. Maboudian, S. 
Mitra, et al., "Laterally Actuated Platinum-Coated Polysilicon NEM 
Relays," Journal of Microelectromechanical Systems, vol. 22, pp. 
768-778, 2013. 
[172] H. Kam, V. Pott, and R. Nathanael, "Design and reliability of a 
micro-relay technology for zero-standby-power digital logic 
applications," 2009 IEEE International Electron Devices Meeting 
(IEDM), pp. 1-4, 2009. 
[173] W. Jang, J. Yoon, M. Kim, J. Lee, and S. Kim, "NEMS switch with 30 
nm thick beam and 20 nm high air gap for high density non-volatile 
memory applications," in 2007 International Semiconductor Device 
Research Symposium, ed: IEEE, 2007, pp. 1-2. 
[174] D. Grogg, C. L. Ayala, U. Drechsler, A. Sebastian, W. W. Koelmans, 
S. J. Bleiker, et al., "Amorphous carbon active contact layer for 
reliable nanoelectromechanical switches," in Micro Electro 
Mechanical Systems (MEMS), 2014 IEEE 27th International 
Conference on, 2014, pp. 143-146. 
209 
 
[175] R. Hull, Properties of crystalline silicon: IET, 1999. 
[176] D. DePasquale and J. Bradford, "Nano/Microsatellite Market 
Assessment," Atlanta, GA: SpaceWorks, 2013. 
[177] D. A. Gallton, "The Challenge of Small Satellite Systems to the Space 
Security Environment," Monterey, California. Naval Postgraduate 
School, 2012. 
[178] W. Zhou, H. Shen, Z. Guo, and B. Peng, "Modeling the pull-in 
behavior of electrostatically actuated micro beams by an approximate 
finite element method," International Journal of Numerical Modelling: 
Electronic Networks, Devices and Fields, pp. n/a-n/a, 2013. 
[179] R. Nathanael, V. Pott, E. Alon, and T.-J. K. Liu, 
"Four-Terminal-Relay Body-Biasing Schemes for Complementary 
Logic Circuits," IEEE Electron Device Letters, vol. 31, pp. 890-892, 
2010. 
[180] V. Pott, R. Vaddi, G. L. Chua, J. T. M. Lin, and T. T. Kim, "Design 
Optimization of Pulsed-Mode Electromechanical Nonvolatile 
Memory," IEEE Electron Device Letters, vol. 33, pp. 1207-1209, 
2012. 
[181] E. J. Ng, J. B. W. Soon, N. Singh, N. Shen, V. X. H. Leong, T. Myint, 
et al., "High density vertical silicon NEM switches with 
CMOS-compatible fabrication," Electronics Letters, vol. 47, p. 759, 
2011. 
[182] C. H. H. C.H. Mastrangelo, "Mechanical stability and adhesion of 
microstructures under capillary forces. II. Experiments," Journal of 
Microelectromechanical Systems, vol. 2, pp. 44-45, 1993. 
[183] C. H. H. C.H Mastrangelo, "Mechanical stability and adhesion of 
microstructures under capillary forces. I. Basic theory," Journal of 
Microelectromechanical Systems, vol. 2, pp. 33-43, 1993. 
[184] R. N. Candler, M. A. Hopcroft, K. Bongsang, P. Woo-Tae, R. 
Melamud, M. Agarwal, et al., "Long-Term and Accelerated Life 
Testing of a Novel Single-Wafer Vacuum Encapsulation for MEMS 
Resonators," Microelectromechanical Systems, Journal of, vol. 15, pp. 
1446-1456, 2006. 
[185] B. Kim, R. Melamud, R. A. Candler, M. A. Hopcroft, and T. W. Kenny, 
"MEMS packaging for reliable resonators and oscillators," in 
Microwave Symposium Digest (MTT), 2012 IEEE MTT-S 
International, 2012, pp. 1-3. 
[186] R. N. Candler, P. Woo-Tae, H. Li, G. Yama, A. Partridge, M. Lutz, et 
al., "Single wafer encapsulation of MEMS devices," Advanced 
Packaging, IEEE Transactions on, vol. 26, pp. 227-232, 2003. 
[187] E. J. Ng, K. L. Harrison, C. L. Everhart, V. A. Hong, Y. Yushi, C. H. 
210 
 
Ahn, et al., "Stable charge-biased capacitive resonators with 
encapsulated switches," in Micro Electro Mechanical Systems 
(MEMS), 2014 IEEE 27th International Conference on, 2014, pp. 
1277-1280. 
[188] R. N. Candler, P. Woo-Tae, M. Hopcroft, K. Bongsang, and T. W. 
Kenny, "Hydrogen diffusion and pressure control of encapsulated 
MEMS resonators," in Solid-State Sensors, Actuators and 
Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS '05. 
The 13th International Conference on, 2005, pp. 920-923 Vol. 1. 
[189] D. A. Czaplewski, Gary A. Patrizi, Garth M. Kraus, Joel R. Wendt, 
Christopher D. Nordquist, Steven L. Wolfley, Michael S. Baker, and 
Maarten P. De Boer, "A nanomechanical switch for integration with 
CMOS logic," Journal of Micromechanics and Microengineering, vol. 
19, p. 085003., 2009. 
[190] R. J. Roark and W. C. Young, Formulas for stress and strain: 
McGraw-Hill, 1975. 
[191] E. J. Ng, C. F. Chiang, Y. Yang, V. A. Hong, C. H. Ahn, and T. W. 
Kenny, "Ultra-high aspect ratio trenches in single crystal silicon with 
epitaxial gap tuning," in Solid-State Sensors, Actuators and 
Microsystems (TRANSDUCERS & EUROSENSORS XXVII), 2013 
Transducers & Eurosensors XXVII: The 17th International 
Conference on, 2013, pp. 182-185. 
[192] M. Lee and M. C. Wu, "Thermal annealing in hydrogen for 3-D profile 
transformation on silicon-on-insulator and sidewall roughness 
reduction," Microelectromechanical Systems, Journal of, vol. 15, pp. 
338-343, 2006. 
[193] P. Singh, C. G. Li, P. Pitchappa, and C. Lee, "Tantalum-Nitride 
Antifuse Electromechanical OTP for Embedded Memory 
Applications," Electron Device Letters, IEEE, vol. 34, pp. 987-989, 
2013. 
[194] D. Grogg, U. Drechsler, A. Knoll, U. Duerig, Y. Pu, C. Hagleitner, et 
al., "Curved in-plane electromechanical relay for low power logic 
applications," Journal of Micromechanics and Microengineering, vol. 
23, p. 025024, 2013. 
[195] J. O. Lee, Y.-H. Song, M.-W. Kim, M.-H. Kang, J.-S. Oh, H.-H. Yang, 
et al., "A sub-1-volt nanoelectromechanical switching device.," 
Nature nanotechnology, vol. 8, pp. 36-40, 2013. 
[196] L. A. Rocha, E. Cretu, and R. F. Wolffenbuttel, "Analysis and 
analytical modeling of static pull-In with application to MEMS-based 
voltage reference and process monitoring," Microelectromechanical 
Systems, Journal of, vol. 13, pp. 342-354, 2004. 
211 
 
[197] L. A. Rocha, E. Cretu, and R. F. Wolffenbuttel, "Stability of a 
micromechanical pull-in voltage reference," Instrumentation and 
Measurement, IEEE Transactions on, vol. 52, pp. 457-460, 2003. 
[198] V. Domnich, Y. Aratyn, W. M. Kriven, and Y. Gogotsi, "Temperature 
dependence of silicon hardness: experimental evidence of phase 
transformations," Rev. Adv. Mater. Sci, vol. 17, pp. 33-41, 2008. 
[199] J. J. Gilman, "Why silicon is hard," Science, vol. 261, pp. 1436-1439, 
1993. 
[200] R. A. D. F. S. Alves, J. M. Cabral, J. Gaspar, L. A. Rocha, L.A. H," 
"High-Resolution MEMS Inclinometer Based on Pull-In Voltage," 
Journal of  Microelectromechanical Systems, vol. Published online, 
2014. 
[201] R. Holm and E. A. Holm, "Electric contacts," 1967. 
[202] P. G. Slade, Electrical contacts: principles and applications: CRC 
Press, 2013. 
[203] T. Suzuki and T. Ohmura, "Ultra-microindentation of silicon at 
elevated temperatures," Philosophical Magazine A, vol. 74, pp. 
1073-1084, 1996. 
[204] F. Bowden and J. Williamson, "Electrical conduction in solids. I. 
Influence of the passage of current on the contact between solids," 
Proceedings of the Royal Society of London. Series A. Mathematical 
and Physical Sciences, vol. 246, pp. 1-12, 1958. 
[205] E. Fogarassy, C. Fuchs, S. De Unamuno, and P. Siffert, "Excimer laser 
induced melting of heavily doped silicon: A contribution to the 
optimization of the laser doping process," Applied Surface Science, vol. 
43, pp. 316-320, 1989. 
[206] H. F. Dadgour, M. M. Hussain, A. Cassell, N. Singh, and K. Banerjee, 
"Impact of scaling on the performance and reliability degradation of 
metal-contacts in NEMS devices," 2011 International Reliability 
Physics Symposium, pp. 3D.3.1-3D.3.10, 2011. 
[207] B. F. Toler, R. A. Coutu, and J. W. McBride, "A review of 
micro-contact physics for microelectromechanical systems (MEMS) 
metal contact switches," Journal of Micromechanics and 
Microengineering, vol. 23, p. 103001, 2013. 
[208] R. A. M. W. A.G. Dirks, A.E.M. De Veirman, "Columnar 
microstructures in magnetron-sputtered refractory metal thin films of 
tungsten, molybdenum and W-Ti-(N)," Thin Solid Films, vol. 208, pp. 
181-188, 1992. 
[209] T. E. T. a. J. W. Wilson, Behaviour and properties of refractory metals: 
Arnold Publishing Co, London, 1965. 
[210] Available: http://en.wikipedia.org/wiki/Molybdenum 
212 
 
LIST OF PUBLICATIONS 
Journals and Letters 
1. B. W. Soon, Y. Qian, and C. Lee, “Robust MEMS Switch Operated in 
High Acceleration Environment”, Electron Device Letters, (under review). 
2. B. W. Soon, E. J. Ng, V. A. Hong, Y. Yang, C. H. Ahn, Y. Qian, et al. 
“Investigation of a Vacuum Encapsulated Si-to-Si Contact Microswitch 
Operated from -60 °C to 400 °C,” Journal of Microelectromechanical 
Systems,(under review). 
3. B. W. Soon, E. J. Ng, V. A. Hong, Y. Yang, C. H. Ahn, Y. Qian, et al., 
"Fabrication and Characterization of a Vacuum Encapsulated Curved 
Beam Switch for Harsh Environment Application," Journal 
of Microelectromechanical Systems, vol.23, no.5, pp.1121-1130, 2014. 
4. B. W. Soon, E. J. Ng, N. Singh, J. M. Tsai, Y. Qian, and C. Lee, "A 
Bistable Electrostatic Silicon Nanofin Relay for Nonvolatile Memory 
Application," Journal of Microelectromechanical Systems, vol.22, no.5, 
pp.1004-1006, 2013. 
5. B. W. Soon, E. J. Ng, Y. Qian, N. Singh, M. J. Tsai, and C. Lee, "A 
bi-stable nanoelectromechanical non-volatile memory based on van der 
Waals force," Applied Physics Letters, vol. 103, p. 053122, 2013. 
6. B. W. Soon, N. Singh, J. Tsai, and C. Lee, "A Bistable Silicon Nanofin: 
An Ideal Device for Nonvolatile Memory Applications," IEEE 
Nanotechnology, vol. 7, pp. 24-28, 2013. 
7. Y. Qian, B. W. Soon, P. Singh, H. Campanella, and C. Lee, "All metal 
nanoelectromechanical switch working at 300° C for rugged electronics 
applications," Nanoscale, vol. 6, pp. 5606-5611, 2014. 
8. P. Neužil, C. Campos, C. Wong, J. B. W. Soon, J. Reboud, and A. Manz, 
"From chip-in-a-lab to lab-on-a-chip: towards a single handheld electronic 
system for multiple application-specific lab-on-a-chip (ASLOC)," Lab on 
a Chip, vol. 14, pp. 2168-2176, 2014. 
9. Ng, E. J., J. B. W. Soon, N. Singh, N. Shen, V. X. H. Leong, T. Myint, V. 
Pott, and J. M. Tsai. "High density vertical silicon NEM switches with 
CMOS-compatible fabrication." In Electronics letters, vol. 47, no. 13, pp. 
759-760, 2011.  
10. K. H. Koh, B. W. Soon, J. M. Tsai, A. J. Danner, and C. Lee, "Study of 
hybrid driven micromirrors for 3-D variable optical attenuator 
applications," Optics express, vol. 20, pp. 21598-21611, 2012. 
213 
 
11. H. Liu, B. W. Soon, N. Wang, C. Tay, C. Quan, and C. Lee, "Feasibility 
study of a 3D vibration-driven electromagnetic MEMS energy harvester 
with multiple vibration modes," Journal of Micromechanics and 
Microengineering, vol. 22, p. 125020, 2012. 
12. N. Wang, J.-L. Tsai, F.-L. Hsiao, B. W. Soon, D.-L. Kwong, M. 
Palaniapan, et al., "Micromechanical resonators based on silicon 
two-dimensional phononic crystals of square lattice," Journal of  
Microelectromechanical Systems, vol. 21, pp. 801-810, 2012. 
13. N. Wang, J. Tsai, F.-L. Hsiao, B. W. Soon, D.-L. Kwong, M. Palaniapan, 
et al., "Experimental Investigation of a cavity-mode resonator using a 
micromachined two-dimensional silicon phononic crystal in a square 
lattice," IEEE  Electron Device Letters, vol. 32, pp. 821-823, 2011. 
14. P. Neuzil, F. Cheng, J. B. W. Soon, L. L. Qian, and J. Reboud, 
"Non-contact fluorescent bleaching-independent method for temperature 
measurement in microfluidic systems based on DNA melting curves," Lab 
on a Chip, vol. 10, pp. 2818-2821, 2010. 
15. C. C. Wong, J. Reboud, P. Neuzil, J. B. W. Soon, A. Agarwal, N. 
Balasubramanian, et al., "The electromechanical response of silicon 
nanowires to buckling mode transitions," Nanotechnology, vol. 21, p. 
405505, 2010. 
Reviewed Conference Proceedings and Presentations 
1. B. W. Soon, You Qian, Eldwin J. Ng, Thomas W. Kenny and Chengkuo 
Lee, “Silicon-to-silicon Microswitch with Wide Operation Temperature 
Range”, Transducer 2015, (Accepted 2015) 
2. B. W. Soon, N. Singh, J. M. Tsai, and C. Lee, "Fabrication and 
characterization of a silicon nanofin non-volatile memory," in Solid-State 
Sensors, Actuators and Microsystems (Transducers & Eurosensors 
XXVII), 2013 Transducers & Eurosensors XXVII: The 17th International 
Conference on, 2013, pp. 892-895. 
3. B. W. Soon, N. Singh, J. M. Tsai, and C. Lee, "A bi-stable silicon nanofin 
nanoelectromechanical switch based on van der Waals force for 
non-volatile memory applications," in 8th IEEE International Conference 
on, 2013 Nano/Micro Engineered and Molecular Systems (NEMS), 2013, 
pp. 562-565. 
4. B. W. Soon, N. Singh, J. M. Tsai, and C. Lee, "Vacuum based wafer level 
encapsulation (WLE) of MEMS using physical vapor deposition (PVD)," 
14th IEEE in Electronics Packaging Technology Conference (EPTC), 
214 
 
2012, 2012, pp. 342-345. 
5. J. B. W. Soon, P. Neuzil, C. Fang, J. Reboud, C. Wong, and L. Kao, "High 
Throughput Melting Curve Analysis In Monolithic Silicon-Based 
Microfluidic Device," 14th International Conference on Miniaturized 
Systems for Chemistry and Life Sciences, μTAS, pp. 608-610, 2010. 
6. B. W. Soon, P. Neuzil, C. C. Wong, J. Reboud, H. H. Feng, and C. Lee, 
"Ultrasensitive nanowire pressure sensor makes its debut," Procedia 
Engineering, vol. 5, pp. 1127-1130, 2010. 
7. L. Novak, P. Neuzil, J. S. B. Woon, and Y. Wee, "Pocket-size 
multiplexed electrical detection of biosubstances by ultra sensitive 
nanowire nanosensors," in IEEE Sensors, 2009, 2009, pp. 405-407. 
8. N. Wang, J. Tsai, B. W. Soon, D.-L. Kwong, F.-L. Hsiao, M. Palaniapan, 
et al., "Experimental demonstration of microfabricated phononic crystal 
resonators based on two-dimensional silicon plate," in Defense Science 
Research Conference and Expo (DSR), 2011, pp. 1-4. 
9. W. Deng, B. W. Soon, "Plasma etching process of AIN/Mo and Moly for 
CMOS compatible MEMS devices," in 14th IEEE Electronics Packaging 
Technology Conference (EPTC), 2012, pp. 744-745. 
10. L. Khine, , J. B. W Soon, J.M.Tsai, , "Piezoelectric ALN MEMS 
resonators with high coupling coefficient," Solid-State Sensors, Actuators 
and Microsystems Conference (16th International 
Transducers),  pp.526-529, 2011 
11. V. X. H.Leong, , E. J. Ng, J. B. W. Soon, N. Singh, N. Shen, T. Myint, V. 
Pott, and J. M. Tsai. "Vertical silicon nano-pillar for non-volatile 
memory." Solid-State Sensors, Actuators and Microsystems Conference 
(16th International Transducers),  pp. 649-652, 2011. 
12. N. Wang, J. Tsai, B. W. Soon, D.-L. Kwong, F.-L. Hsiao, M. Palaniapan, 
et al "A Novel Micromechanical Resonator Using Two-Dimensional 






A1. ANSYS CODE – Simulation of bi-stable hysteresis curve 
! --- Beam Dimensions 
bl  = 1                   ! Beam length, um (X) 
bt  = 0.03               ! Beam thickness, um (Y) 
bw  = 0.2                ! Beam width, um (Z) 
gap  = 0.02               ! gap, um 
Rsep = 3E-3          ! Min gap 
 
H1  = 0.2          ! Distance between substrate and gate 
Hgate = 0.8          ! Gate height 
 
! --- Beam Meshing Controls 
Nl  = 40      ! # Elements in length direction 
MF  = 16      ! Meshing length factor 
Nt  = 1      ! # Elements in thickness dir 
 
hAm  = 5E-14    ! Hamaker Constant for vdW forces in 
pJ 
Tol  = 2E-4     ! Tolerance between iterations in um 
maxCLoop= 50 
 
! --- Applied load 
Vmin  =  0         ! Start Voltage 
Vmax = 3      ! End Voltage (Set this above pull-in - 
not too high or will error) 
Vstep = 0.2      ! Step Voltage 
Nswp = 3        
 
!------------------------------ 
eps0 = 8.854E-12  
PI = 3.141592654 
 
/CONT, 1, 128 








! ----- Element Types ----- 
ET,1,PLANE183, , ,       ! PLANE183, Structural 









KEYOPT,3,10,2    
KEYOPT,3,11,0    





!   --- Titanium Silicide 
!MP,EX,1,160E3            
!MP,PRXY,1,0.22 
!MP,DENS,1,2.330E-15   
 
MP, EX, 1, 265E-3 
MP, PRXY, 1, 0.21 
MP, DENS, 1, 4E-15 
MP, MU, 1, 0.2 
 
 
! ----- Draw Structure ----- 
RECTNG, 0, bl, 0, bt 
 
! ----- Mesh Structure ----- 
ESIZE, bl/Nl 
LSEL, S, LOC, Y, 0 
LESIZE, ALL, , ,Nl, 1/MF 
LSEL, A, LOC, Y, bt 
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LESIZE, ALL, , ,Nl, MF 
LSEL, S, LOC, Y, 0+1E-7, bt-1E-7 
LESIZE, ALL, , ,Nt 
AMESH, ALL   
 
! ----- Bottom Target ----- 
R,2  







K, _KPmax+1, 0, -gap+Rsep, 0 
K, _KPmax+2, bl, -gap+Rsep, 0 
L, _KPmax+2, _KPmax+1 
LSEL, S, LOC, Y, -gap+Rsep 
LATT, -1, 2, 2 
LMESH, ALL 
 









! ----- Top Target ----- 
R,3  







K, _KPmax+1, 0, bt+gap-Rsep, 0 
K, _KPmax+2, bl, bt+gap-Rsep, 0 
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L, _KPmax+1, _KPmax+2 
LSEL, S, LOC, Y, bt+gap-Rsep 
LATT, -1, 3, 2 
LMESH, ALL 
 









! ----- Fix ----- 
LSEL, S, LOC, Y, -gap+Rsep 
LSEL, A, LOC, X, 0 








! --- Define arrays 
NSEL, S, LOC, Y, 0 
NSEL, R, LOC, X, H1, bl 
CM, enodes, NODES 
*GET, Nnodes, NODE, 0, COUNT 
*DIM, Profile, ARRAY, Nnodes, maxCLoop 
*DIM, ConvTest, ARRAY, Nnodes, 1 
*DIM, Nforce, ARRAY, Nnodes 
 
*DIM, Uend, TABLE,Nswp*(Vmax-Vmin)/Vstep+1 
*DIM, UendArr, ARRAY,Nswp*(Vmax-Vmin)/Vstep+1 







*DO, L, 1, Nswp*(Vmax-Vmin)/Vstep+1 
 *IF, L, LE, (Vmax-Vmin)/Vstep+1, THEN 
  Vmag1 = Vmin + (L-1)*Vstep 
  Vmag2 = 0 
 *ELSEIF, L, LE, 2*(Vmax-Vmin)/Vstep+1  
  Vmag1 = 2*Vmax - Vmin - (L-1)*Vstep 
  Vmag2 = 0 
 *ELSE 
  Vmag1 = 0 





 *DO, P, 1, maxCLoop 
  /SOLU 
   *IF, P, GT, 1, THEN 
    PARSAV, ALL 
    ANTYPE, STATIC, REST 
    PARRES 
   *ENDIF 
   !DELTIM, del_t 
   !TIME, P*t_f 
    
   ! --- Apply Loads 
   NSEL, S, NODE, , enodes 
   *GET, Nnum, NODE, 0, NUM, MIN 
   *DO, I, 1, Nnodes 
    _aaa=arnode(Nnum) 
    FN = 0 
    *IF, P, GT, 1,THEN 
     ! Add van der Waals 
      FN = FN - 
_aaa*hAm/6/PI/((gap+Profile(I,P-1))**3)  
      FN = FN + 
_aaa*hAm/6/PI/((gap-Profile(I,P-1))**3)  
     ! Add Electrostatic Force 
      FN = FN - 
eps0*_aaa/2*(Vmag1**2)/((gap+Profile(I,P-1))**2) 




      F, Nnum, FY, FN 
    *ENDIF 
    Nnum = NDNEXT(Nnum) 
   *ENDDO 
    
   ALLSEL, ALL 
   SOLVE 
  FINISH 
   
  /POST1 
   SET, LAST 
   NSEL, S, NODE, , enodes 
   *GET, Nnum, NODE, 0, NUM, MIN 
    
   *DO, I, 1, Nnodes 
    Profile(I, P) = UY(Nnum) 
    Nnum = NDNEXT(Nnum) 
   *ENDDO 
      
  ! Check centerline Profile for convergence 
  *IF, P, GT, 1, THEN 
   *VABS, 1 
   *VOPER, ConvTest, Profile(1,P-1), SUB, Profile(1,P)  
   ! Obtain the difference between the the current and previous step 
   *VABS, 0 
   *VSCFUN, ConvMax, MAX, ConvTest 
   *IF, ConvMax, LE, Tol, THEN 
    *EXIT 
   *ENDIF  
  *ENDIF 
  FINISH 
 *ENDDO 
 
 *IF, L, LE, 2*(Vmax-Vmin)/Vstep+1, THEN  
  Uend(L,0) = Vmag1 
 *ELSE  
  Uend(L,0) = -Vmag2 
 *ENDIF 
 Uend(L,1) = UY(Uendnode) 




 *IF, UY(Uendnode), GE, gap-Rsep, THEN 




  PARSAV, ALL 
  ANTYPE, STATIC, REST 






Ldup = L+L-(Vmax-Vmin)/Vstep 
*DO, Lsym, L+1, Ldup 
  Uend(Lsym,0) = -Vmax+Vstep*(Lsym-L-1)   
  Li = Lsym - L + Vmax/Vstep 
  Uend(Lsym, 1)  = -UendArr(Li, 1) 
*ENDDO 
  Uend(Lsym+1, 1)  = -UendArr(Li, 1) 
 
 /AXLAB, X, Voltage (V) 
 /AXLAB, Y, End Node Displacement (um) 
 /TITLE, Min Sep: %Rsep*1000% nm. Nl: %Nl%. MF: %MF%.  
 *VLEN, Ldup+1 
 *VPLOT, Uend(1,0), Uend(1,1) 
 
 
A2. ANSYS CODE – Temperature simulation of contact 
resistor 
! Thermal simulation of a block, with "contact resistor" 
! Implement voltage sweep 
 
/UIS, MSGPOP, 3    
/PREP7 
 
bh   = 1.5   ! Beam height 
bt   = 0.1   ! Beam thickness 
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bw   = 0.4   ! Beam width 
res_t  = 5E-2  ! Contact resistor thickness 
 
Vstart  = 0.1 
Vend  = 10 
Vstep  = 0.1 
Nsteps  = ((Vend - Vstart)/Vstep) + 1 










! === Material Properties === 
MP, DENS, 1, 2.329E-15 
MP, KXX, 1, 32E6 
MP, RSVX, 1, -8E-11,6E-13 
!MP, SBKX, 1, 0 
 
MP, DENS, 2, 2.329E-15 
MP, KXX, 2, 32E9 
MP, RSVX, 2, -1.49333E-9,1.12E-11 


















NEQIT, 100 ! Max iterations per step 
 
*GET, Nnodes, NODE, 0, COUNT 
*DIM, TipTemp, TABLE, Nsteps 
*DIM, NodeTemps, ARRAY, Nnodes 
 














 SET, LAST 
  
 ALLSEL,ALL 
 *GET, Nmin, NODE, 0, NUM, MIN 
 *VGET, NodeTemps, NODE, Nmin, TEMP 
 *VSCFUN, MaxTemp, MAX, NodeTemps 
 TipTemp(L,0) = CurrV 
 TipTemp(L,1) = MaxTemp 
  
 ! Determine next voltage value 
 CurrV = CurrV + Vstep 
  
 *IF, L, EQ, Nsteps, THEN 









 PARSAV, ALL 




! === Output data === 
! Write to file 
*CREATE, mymac, mac 
/OUTPUT, 'tiptemp_reduced_resist','dat' 
*VWRITE, 'Voltage', 'Max_Temp' 
%14C %14C 




/INPUT, mymac, mac 
 
! Plot graph 
/TITLE, Temperature Simulation, reduced resistivity of Si 100X 
/AXLAB, X, Voltage (V) 
/AXLAB, Y, Max Temp (K) 
*VLEN, L 
*VPLOT, TipTemp(1,0), TipTemp(1,1) 
FINISH 
